MPC8377E datasheet(16/126 Pages) FREESCALE

16 / 126 page

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

DDR1 and DDR2 SDRAM

Table 12 provides the PLL lock times.

DDR1 and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the

MPC8377E. Note that DDR1 SDRAM is GVDD(typ) = 2.5 V and DDR2 SDRAM is GVDD(typ) = 1.8 V.

6.1

DDR1 and DDR2 SDRAM DC Electrical Characteristics

Table 13 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the

device when GVDD(typ) = 1.8 V.

Time for the device to turn off POR config signals with respect to the assertion of

HRESET

—4

Time for the device to start driving functional output signals multiplexed with the

POR configuration signals with respect to the negation of HRESET

1—

tPCI_SYNC_IN

1, 3

Note:

1 t

PCI_SYNC_IN is the clock period of the input clock applied to PCI_SYNC_IN. When the device is In PCI host mode the primary

clock is applied to the CLKIN input, and PCI_SYNC_IN period depends on the value of CFG_CLKIN_DIV. See the MPC8379E

Integrated Host Processor Reference Manual for more details.

2 t

CLKIN is the clock period of the input clock applied to CLKIN. It is only valid when the device is in PCI host mode. See the

MPC8379E Integrated Host Processor Reference Manual for more details.

3 POR config signals consists of CFG_RESET_SOURCE[0:3], CFG_LBMUX, and CFG_CLKIN_DIV.

Table 12. PLL Lock Times

Parameter

Min

Max

Unit

Notes

PLL lock times

—

100

μs—

Note:

• The device guarantees the PLL lock if the clock settings are within spec range. The core clock also depends on the core PLL

ratio. See Section 23, “Clocking,” for more information.

Table 13. DDR2 SDRAM DC Electrical Characteristics for GVDD(typ) = 1.8 V

Parameter

Symbol

Min

Max

Unit

Notes

I/O supply voltage

GVDD

1.71

1.89

I/O reference voltage

MVREF

0.49

× GV

0.51

× GV

V2, 5

I/O termination voltage

VTT

MVREF –0.04

MVREF +0.04

Input high voltage

VIH

MVREF + 0.140

GVDD +0.3

—

Input low voltage

VIL

–0.3

MVREF –0.140

—

Output leakage current

IOZ

–40

μA4

Output high current (VOUT =1.40V)

IOH

–13.4

—

Table 11. RESET Initialization Timing Specifications (continued)

Parameter/Condition

Min

Max

Unit

Notes

MPC8377E 데이터시트(PDF) 16 Page - Freescale Semiconductor, Inc

MPC8377E 데이터시트(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL