| 전자부품 데이터시트 검색엔진 |
|
L6460 데이터시트(PDF) 129 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6460 데이터시트(HTML) 129 Page - STMicroelectronics |
|
129 / 139 page ![]() L6460 Serial interface Doc ID 17713 Rev 1 129/139 23 Serial interface L6460 can communicate with an external microprocessor by using an integrated slave SPI (serial protocol interface). Through this interface almost all L6460 functionalities can be controlled and all the ICs can be seen as a register map made by 128 register of 16-bit each. The SPI is a simple industry standard communications interface commonly used in embedded systems and it has the following four I/O pins: – MISO (master input slave output) – MOSI (master output slave input) – SCLK (serial clock [controlled by the master]) – nSS (slave select active low [controlled by the master]) The “MISO” (master in, slave out) signal carries synchronous data from the slave to the master device. The MOSI (master out, slave in) signal carries synchronous data from the master to the slave device. The SCLK signal is driven by the master, synchronizing all data transfers. Each SPI slave device has one nSS signal that is an active-low slave input/master output pin. Slave devices do not respond to transactions unless their nSS input signal is driven low. Master device interfacing with multiple SPI slave devices has an nSS signal for each slave device. L6460 will maintain its MISO pin in high impedance until it does not recognize its address in serial frame. 23.1 Read transaction A read transaction (see Figure 45) is always started by the master device that lowers the nSS pin. The other bits are then sent on the MOSI pin with this order: 1. 7-bit representing the address of the register that must be read (MSB first [A6…A0]); 2. 2-bit that must be “10” for a read transaction; 3. 2-bit representing L6460 IC address; 4. 1-bit reserved for future use that must be set at “0”. At this point the data stored in the register at the selected address will be shifted out on the MISO pin. The read operation is terminated by raising the signal on nSS pin. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |