 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC5674F 데이터시트(PDF) 49 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5674F 데이터시트(HTML) 49 Page - Freescale Semiconductor, Inc |
|
|
49 / 132 page  Electrical Characteristics MPC5674F Microcontroller Data Sheet, Rev. 6 Freescale Semiconductor 49 Figure 21. JTAG Test Clock Input Timing 12 TCK Falling Edge to Output Valid out of High Impedance tBSDVZ —50 ns 13 TCK Falling Edge to Output High Impedance tBSDHZ —50 ns 14 Boundary Scan Input Valid to TCK Rising Edge tBSDST 50 — ns 15 TCK Rising Edge to Boundary Scan Input Invalid tBSDHT 50 — ns 1 JTAG timing specified at V DD = 1.08 V to 1.32 V, VDDE = 3.0 V to 3.6 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, TA =TL to TH, and CL = 30 pF with DSC = 0b10, SRC = 0b00. These specifications apply to JTAG boundary scan only. See Table 35 for functional specifications. Table 34. JTAG Pin AC Electrical Characteristics1 (continued) Spec Characteristic Symbol Min Max Unit TCK 1 2 3 3 2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
