전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AS8650 데이터시트(PDF) 39 Page - ams AG

부품명 AS8650
상세설명  High-efficient Power Management Device with High-speed CAN Interface
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

AS8650 데이터시트(HTML) 39 Page - ams AG

Back Button AS8650 Datasheet HTML 35Page - ams AG AS8650 Datasheet HTML 36Page - ams AG AS8650 Datasheet HTML 37Page - ams AG AS8650 Datasheet HTML 38Page - ams AG AS8650 Datasheet HTML 39Page - ams AG AS8650 Datasheet HTML 40Page - ams AG AS8650 Datasheet HTML 41Page - ams AG AS8650 Datasheet HTML 42Page - ams AG AS8650 Datasheet HTML 43Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 46 page
background image
www.austriamicrosystems.com/AS8650
Revision 1.0
39 - 46
AS8650
Datasheet - Application In form atio n
0x05
Device
Configuration
Register
0110_1101
POR_VSUP
D[7]
R/W
0
LDO3 disable in Standby mode
1
LDO3 enable in Standby mode
D[6]
0
LDO3 disable in Receive only mode
1
LDO3 enable in Receive only mode
D[5]
0
LDO3 disable in Normal mode
1
LDO3 enable in Normal mode
D[4]
0
LDO2 disable in Standby mode
1
LDO2 enable in Standby mode
D[3]
0
LDO2 disable in Receive only mode
1
LDO2 enable in Receive only mode
D[2]
0
LDO2 disable in Normal mode
1
LDO2 enable in Normal mode
D[1]
0
DCDC disable in sleep mode
1
DCDC enable in sleep mode
D[0]
0
BUS with low slew rate
1
BUS with high slew rate
0x06
Mode Control
Register
0000_0000
POR_VSUP
D[7:6]
R/W
Reserved
D[5:4]
Device state (Read-only values)
0
Device in STAND BY Mode
1
Device in NORMAL Mode
10
Device in RECEIVE ONLY Mode
D[3:2]
Reserved
D[1:0]
00
STAND BY Mode
01
NORMAL Mode
10
RECEIVE ONLY Mode
11
SLEEP Mode
0x07
Interrupt Register
0000_0000
POR_VSUP
D[7:3]
R
Reserved
D[2]
0
No Interrupt
1
Supply Related Interrupt. The source of interrupt is
known by reading interrupt source register 3
D[1]
0
No Interrupt
1
Wake-up & temperature Related Interrupt. The
source of interrupt is known by reading interrupt
source register 2
D[0]
0
No Interrupt
1
BUS & Local Failure Related Interrupt. The source of
interrupt is known by reading interrupt source
register 1
Table 21. Configuration Registers
Addr
Register Name
POR Value
Bit
Type
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com