전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8531U 데이터시트(PDF) 13 Page - NXP Semiconductors

부품명 PCF8531U
상세설명  34 x 128 pixel matrix driver Single-chip LCD controller and driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8531U 데이터시트(HTML) 13 Page - NXP Semiconductors

Back Button PCF8531U Datasheet HTML 9Page - NXP Semiconductors PCF8531U Datasheet HTML 10Page - NXP Semiconductors PCF8531U Datasheet HTML 11Page - NXP Semiconductors PCF8531U Datasheet HTML 12Page - NXP Semiconductors PCF8531U Datasheet HTML 13Page - NXP Semiconductors PCF8531U Datasheet HTML 14Page - NXP Semiconductors PCF8531U Datasheet HTML 15Page - NXP Semiconductors PCF8531U Datasheet HTML 16Page - NXP Semiconductors PCF8531U Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 51 page
background image
PCF8531
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 16 May 2011
13 of 51
NXP Semiconductors
PCF8531
34 x 128 pixel matrix driver
[1]
If the on-chip oscillator is used, this input must be connected to VDD1.
[2]
If the internal VLCD generation is used, VLCDOUT, VLCDIN, and VLCDSENSE must be connected together.
[3]
If an external VLCD is used in the application, then pin VLCDOUT must be left open-circuit, otherwise the chip
will be damaged.
[4]
If only the internal Power-On Reset (POR) is used, this input must be connected to VDD1.
[5]
VDD1 is for the logic supply, VDD2 and VDD3 are for the voltage multiplier. For split power supplies, VDD2 and
VDD3 must be connected together. If only one supply voltage is available, VDD1, VDD2,and VDD3 must be
connected together.
[6]
Serial data acknowledge for the I2C-bus. By connecting SDACK to SDA externally, the SDA line becomes
fully I2C-bus compatible. Having the acknowledge output separated from the serial data line is
advantageous in Chip-On-Glass (COG) applications. In COG applications where the track resistance from
the SDACK pad to the system SDA line can be significant, a potential divider is generated by the bus
pull-up resistor and the Indium Tin Oxide (ITO) track resistance. It is possible that the PCF8531 will not be
able to create a valid logic 0 level during the acknowledge cycle. By splitting the SDA input from the SDACK
output, the device could be used in a mode that ignores the acknowledge bit. In COG applications where
the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDACK pad to
the system SDA line to guarantee a valid LOW level.
[7]
If ENR is connected to VSS, Power-On Reset (POR) is disabled; to enable Power-On Reset (POR) ENR
must be connected to VDD1.
[8]
In the application, this input must be connected to VSS.
[9]
VSS1 and VSS2 must be connected together.
[10] In the application, T2 must be left open-circuit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com