전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS570LS3137 데이터시트(PDF) 43 Page - Texas Instruments

Click here to check the latest version.
부품명 TMS570LS3137
상세설명  TMS570LS3137 16/32-Bit RISC Flash Microcontroller
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS570LS3137 데이터시트(HTML) 43 Page - Texas Instruments

Back Button TMS570LS3137 Datasheet HTML 39Page - Texas Instruments TMS570LS3137 Datasheet HTML 40Page - Texas Instruments TMS570LS3137 Datasheet HTML 41Page - Texas Instruments TMS570LS3137 Datasheet HTML 42Page - Texas Instruments TMS570LS3137 Datasheet HTML 43Page - Texas Instruments TMS570LS3137 Datasheet HTML 44Page - Texas Instruments TMS570LS3137 Datasheet HTML 45Page - Texas Instruments TMS570LS3137 Datasheet HTML 46Page - Texas Instruments TMS570LS3137 Datasheet HTML 47Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 159 page
background image
AddressWaitstates
DataWaitstates
RAM
AddressWaitstates
DataWaitstates
Flash
0MHz
0MHz
0MHz
0MHz
90MHz
45MHz
0
1
3
0
0
0
135MHz
2
120MHz
1
f
HCLK(max)
f
HCLK(max)
f
HCLK(max)
f
HCLK(max)
TMS570LS3137
www.ti.com
SPNS162.
– SEPTEMBER 2011
3.3
Switching Characteristics over Recommended Operating Conditions for Clock Domains
Table 3-1. Clock Domain Timing Specifications
Parameter
Description
Conditions
Min
Max
Unit
fHCLK
HCLK - System clock frequency
PGE
Pipeline mode
160
MHz
enabled
Pipeline mode
45
MHz
disabled
ZWT
Pipeline mode
180
MHz
enabled
Pipeline mode
45
MHz
disabled
fGCLK
GCLK - CPU clock frequency
fHCLK
MHz
fVCLK
VCLK - Primary peripheral clock
100
MHz
frequency
fVCLK2
VCLK2 - Secondary peripheral clock
100
MHz
frequency
fVCLK3
VCLK3 - Secondary peripheral clock
100
MHz
frequency
fVCLKA1
VCLKA1 - Primary asynchronous
100
MHz
peripheral clock frequency
fVCLKA2
VCLKA2 - Secondary asynchronous
100
MHz
peripheral clock frequency
fVCLKA4
VCLKA4 - Secondary asynchronous
50
MHz
peripheral clock frequency
fRTICLK
RTICLK - clock frequency
fVCLK
MHz
3.4
Wait States Required
Figure 3-1. ZWT Wait States Scheme
As shown in the figure above, the TCM RAM can support program and data fetches at full CPU speed without
any address or data wait states required.
The TCM flash can support zero address and data wait states up to a CPU speed of 45MHz in non-pipelined
mode. The flash supports a maximum CPU clock speed of 160MHz in pipelined mode for the PGE Package and
180MHz for the ZWT package, with one address wait state and three data wait states.
The flash wrapper defaults to non-pipelined mode with zero address wait state and one random-read data wait
state.
Copyright
© 2011, Texas Instruments Incorporated
Device Operating Conditions
43
Submit Documentation Feedback
focus.ti.com: TMS570LS3137



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com