74LVC1G00GV datasheet(6/17 Pages) PHILIPS

6 / 17 page

74LVC1G00

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 9 — 7 December 2011

6 of 17

NXP Semiconductors

74LVC1G00

Single 2-input NAND gate

11. Dynamic characteristics

[1]

Typical values are measured at Tamb =25 C and VCC = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.

[2]

tpd is the same as tPLH and tPHL.

[3]

CPD is used to determine the dynamic power dissipation (PD in W).

PD =CPD  VCC2  fi  N+ (CL  VCC2  fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in V;

N = number of inputs switching;

(C

L  VCC

 f

o) = sum of outputs.

12. Waveforms

Table 8.

Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 8.

Symbol Parameter

Conditions

40 C to +85 C

40 C to +125 C Unit

Min

Typ[1]

Max

Min

Max

tpd

propagation delay

A, B to Y; see Figure 7

[2]

VCC = 1.65 V to 1.95 V

1.0

3.3

8.0

1.0

10.5

VCC = 2.3 V to 2.7 V

0.5

2.2

5.5

0.5

7.0

VCC = 2.7 V

0.5

2.6

5.8

0.5

7.5

VCC = 3.0 V to 3.6 V

0.5

2.2

4.7

0.5

6.0

VCC = 4.5 V to 5.5 V

0.5

1.8

4.0

0.5

5.5

CPD

power dissipation

capacitance

VI = GND to VCC;

VCC = 3.3 V

[3]

-14-

Measurement points are given in Table 9.

VOL and VOH are typical output voltage levels that occur with the output.

Fig 7.

The input (A and B) to output (Y) propagation delay times

mna612

tPHL

tPLH

A, B input

Y output

GND

VOH

VOL

74LVC1G00GV 데이터시트(PDF) 6 Page - NXP Semiconductors

74LVC1G00GV 데이터시트(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

데이터시트 다운로드

링크 URL