| 전자부품 데이터시트 검색엔진 |
|
AFS090 데이터시트(PDF) 269 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
AFS090 데이터시트(HTML) 269 Page - Microsemi Corporation |
|
269 / 334 page ![]() Fusion Family of Mixed Signal FPGAs R e visio n 2 3 - 19 Applicable to Advanced I/O Banks Single-Ended 3.3 V LVTTL/LVCMOS 3.3 – 16.69 2.5 V LVCMOS 2.5 – 5.12 1.8 V LVCMOS 1.8 – 2.13 1.5 V LVCMOS (JESD8-11) 1.5 – 1.45 3.3 V PCI 3.3 – 18.11 3.3 V PCI-X 3.3 – 18.11 Differential LVDS 2.5 2.26 1.20 LVPECL 3.3 5.72 1.87 Applicable to Standard I/O Banks 3.3 V LVTTL/LVCMOS 3.3 – 16.79 2.5 V LVCMOS 2.5 – 5.19 1.8 V LVCMOS 1.8 – 2.18 1.5 V LVCMOS (JESD8-11) 1.5 – 1.52 Table 3-12 • Summary of I/O Input Buffer Power (per pin)—Default I/O Software Settings (continued) VCCI (V) Static Power PDC7 (mW)1 Dynamic Power PAC9 (µW/MHz)2 Notes: 1. PDC7 is the static power (where applicable) measured on VCCI. 2. PAC9 is the total dynamic power measured on VCC and VCCI. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |