 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AFS090 데이터시트(PDF) 48 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
AFS090 데이터시트(HTML) 48 Page - Microsemi Corporation |
|
|
48 / 334 page  Device Architecture 2- 32 R e visio n 2 The NGMUX macro is simplified to show the two clock options that have been selected by the GLMUXCFG[1:0] bits. Figure 2-25 illustrates the NGMUX macro. During design, the two clock sources are connected to CLK0 and CLK1 and are controlled by GLMUXSEL[1:0] to determine which signal is to be passed through the MUX. The sequence of switching between two clock sources (from CLK0 to CLK1) is as follows (Figure 2-26): • GLMUXSEL[1:0] transitions to initiate a switch. • GL drives one last complete CLK0 positive pulse (i.e., one rising edge followed by one falling edge). • From that point, GL stays Low until the second rising edge of CLK1 occurs. • At the second CLK1 rising edge, GL will begin to continuously deliver the CLK1 signal. • Minimum tsw = 0.05 ns at 25°C (typical conditions) For examples of NGMUX operation, refer to the Fusion FPGA Fabric User’s Guide. Figure 2-25 • NGMUX Macro Figure 2-26 • NGMUX Waveform CLK0 CLK1 GL GLMUXSEL[1:0] CLK0 CLK1 GLMUXSEL[1:0] GL tSW |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
