전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD5780 데이터시트(PDF) 5 Page - Analog Devices

부품명 AD5780
상세설명  Ultra Stable, 16-Bit 짹0.5 LSB INL
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5780 데이터시트(HTML) 5 Page - Analog Devices

  AD5780 Datasheet HTML 1Page - Analog Devices AD5780 Datasheet HTML 2Page - Analog Devices AD5780 Datasheet HTML 3Page - Analog Devices AD5780 Datasheet HTML 4Page - Analog Devices AD5780 Datasheet HTML 5Page - Analog Devices AD5780 Datasheet HTML 6Page - Analog Devices AD5780 Datasheet HTML 7Page - Analog Devices AD5780 Datasheet HTML 8Page - Analog Devices AD5780 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 32 page
background image
Data Sheet
AD5760
Rev. B | Page 5 of 32
TIMING CHARACTERISTICS
VCC = 2.7 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Limit1
Parameter
IOVCC = 1.71 V to 3.3 V
IOVCC = 3.3 V to 5.5 V
Unit
Test Conditions/Comments
t12
40
28
ns min
SCLK cycle time
92
60
ns min
SCLK cycle time (readback and daisy-chain modes)
t2
15
10
ns min
SCLK high time
t3
9
5
ns min
SCLK low time
t4
5
5
ns min
SYNC to SCLK falling edge setup time
t5
2
2
ns min
SCLK falling edge to SYNC rising edge hold time
t6
48
40
ns min
Minimum SYNC high time
t7
8
6
ns min
SYNC rising edge to next SCLK falling edge ignore
t8
9
7
ns min
Data setup time
t9
12
7
ns min
Data hold time
t10
13
10
ns min
LDAC falling edge to SYNC falling edge
t11
20
16
ns min
SYNC rising edge to LDAC falling edge
t12
14
11
ns min
LDAC pulse width low
t13
130
130
ns typ
LDAC falling edge to output response time
t14
130
130
ns typ
SYNC rising edge to output response time (LDAC tied low)
t15
50
50
ns min
CLR pulse width low
t16
140
140
ns typ
CLR pulse activation time
t17
0
0
ns min
SYNC falling edge to first SCLK rising edge
t18
65
60
ns max
SYNC rising edge to SDO tristate (CL = 50 pF)
t19
62
45
ns max
SCLK rising edge to SDO valid (CL = 50 pF)
t20
0
0
ns min
SYNC rising edge to SCLK rising edge ignore
t21
35
35
ns typ
RESET pulse width low
t22
150
150
ns typ
RESET pulse activation time
1 All input signals are specified with tR = tF = 1 ns/V (10% to 90% of IOVCC) and timed from a voltage level of (VIL + VIH)/2.
2 Maximum SCLK frequency is 35 MHz for write mode and 16 MHz for readback and daisy-chain modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com