전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD5780 데이터시트(PDF) 20 Page - Analog Devices

부품명 AD5780
상세설명  Ultra Stable, 16-Bit 짹0.5 LSB INL
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD5780 데이터시트(HTML) 20 Page - Analog Devices

Back Button AD5780 Datasheet HTML 16Page - Analog Devices AD5780 Datasheet HTML 17Page - Analog Devices AD5780 Datasheet HTML 18Page - Analog Devices AD5780 Datasheet HTML 19Page - Analog Devices AD5780 Datasheet HTML 20Page - Analog Devices AD5780 Datasheet HTML 21Page - Analog Devices AD5780 Datasheet HTML 22Page - Analog Devices AD5780 Datasheet HTML 23Page - Analog Devices AD5780 Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 32 page
background image
AD5760
Data Sheet
Rev. B | Page 20 of 32
THEORY OF OPERATION
The AD5760 is a high accuracy, fast settling, single, 16-bit,
serial input, voltage output DAC. It operates from a VDD supply
voltage of 7.5 V to 16.5 V and a VSS supply of −16.5 V to −2.5 V.
Data is written to the AD5760 in a 24-bit word format via a 3-wire
serial interface. The AD5760 incorporates a power-on reset
circuit that ensures the DAC output powers up to 0 V with the
VOUT pin clamped to AGND through a ~6 kΩ internal resistor.
DAC ARCHITECTURE
The architecture of the AD5760 consists of two matched DAC
sections. A simplified circuit diagram is shown in Figure 50.
The six MSBs of the 16-bit data-word are decoded to drive
63 switches, E0 to E62. Each of these switches connects one of
63 matched resistors to either the buffered VREFP or buffered
VREFN voltage. The remaining 10 bits of the data-word drive the
S0 to S9 switches of a 10-bit voltage mode R-2R ladder network.
2R
S0
2R
S1
2R
S9
2R
E62
2R
E61
2R
E0
10-BIT R-2R LADDER
...
...
...
...
RR
R
2R
VOUT
SIX MSBs DECODED INTO
63 EQUAL SEGMENTS
VREFP
VREFN
Figure 50. DAC Ladder Structure Serial Interface
SERIAL INTERFACE
The AD5760 has a 3-wire serial interface (SYNC, SCLK, and
SDIN) that is compatible with SPI, QSPI, and MICROWIRE
interface standards, as well as most DSPs (see
for a
timing diagram).
Figure 2
Input Shift Register
The input shift register is 24 bits wide. Data is loaded into the
device MSB first as a 24-bit word under the control of a serial
clock input, SCLK, which can operate at up to 35 MHz. The
input register consists of a R/W bit, three address bits, and
20 data bits as shown in
. The timing diagram for this
operation is shown in
.
Table 6
Figure 2
Table 6. Input Shift Register Format
MSB
LSB
DB23
DB22
DB21
DB20
DB19 to DB0
R/W
Register address
Register data
Table 7. Decoding the Input Shift Register
R/W
Register Address
Description
X1
0
0
0
No operation (NOP). Used in readback operations.
0
0
0
1
Write to the DAC register.
0
0
1
0
Write to the control register.
0
0
1
1
Write to the clearcode register.
0
1
0
0
Write to the software control register.
1
0
0
1
Read from the DAC register.
1
0
1
0
Read from the control register.
1
0
1
1
Read from the clearcode register.
1 X is don’t care.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com