| 전자부품 데이터시트 검색엔진 |
|
TSU6111ARSVR 데이터시트(PDF) 11 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TSU6111ARSVR 데이터시트(HTML) 11 Page - Texas Instruments |
|
11 / 32 page ![]() TSU6111A www.ti.com SCDS331 – FEBRUARY 2012 Power-On Reset When power (from 0 V) is applied to VBAT, an internal power-on reset holds the TSU6111A in a reset condition until VBAT has reached VPOR. Once VBAT has reached VPOR, the reset condition is released, and the TSU6111A registers and I2C state machine initialize to their default states. After the initial power-up phase, VBAT must be lowered to below 0.2 V and then back up to the operating voltage (VDDIO) for a power-reset cycle. Software Reset The TSU6111A has software reset feature. • Hold low both I2C_SCL and I2C_SDA for more than 30ms to reset digital logic of the TSU6111A. After resetting the digital logic, INTB will keep low until INT_Mask bit of Control register (0x02) is cleared. Figure 1. Software Reset Copyright © 2012, Texas Instruments Incorporated Submit Documentation Feedback 11 Product Folder Link(s): TSU6111A |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |