| 전자부품 데이터시트 검색엔진 |
|
MPC5645S 데이터시트(PDF) 73 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5645S 데이터시트(HTML) 73 Page - Freescale Semiconductor, Inc |
|
73 / 146 page ![]() Qorivva MPC5645S Microcontroller Data Sheet, Rev. 8 Freescale Semiconductor 73 4.8 DC electrical specifications 4.8.1 DC specification for CMOS090LP2 library @ VDDE = 3.3 V NOTE These pad specifications are applicable for pads in the Digital segment Only. See the "GPIO power bank supplies and functionality" table in the "Voltage Regulators and Power Supplies" chapter of the reference manual for details. 6 Flash in Low Power. RC-osc128KHz & RC-OSC 16MHzon. 10MHz XTAL clock.FlexCAN: instances: 0, 1ON (clocked but no reception or transmission), LINFLEX: instances 0, 1, 2 ON (clocked but no reception or transmission). eMIOS: instance: 0, 1 ON - 16 channels on with PWM20KHz. DSPI: instance: 0 (clocked but no communication). DCUs, TCON, VIU, GPU clock gated, RTC/API ON.PIT ON. STM ON. ADC ON but not converting. 7 No clock, RC 16MHz off, RCI 128KHz on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode. 8 ULPreg ON, HP/LPVreg off, 64KB RAM on, device configured for minimum consumption, all possible modules switched-off. 9 ULPreg ON, HP/LPVreg off, 8KB RAM on, device configured for minimum consumption, all possible modules switched-off. Table 22. DC electrical specifications Symbol C Parameter Condition Value Unit SpecID Min Max Vdd SR P Core supply voltage — 1.08 1.47 V D9.1 Vdde SR P I/O supply voltage — 3.0 3.6 V D9.2 Vdd33 SR P I/O pre-driver supply voltage — 3.0 3.6 V D9.3 Vih_c SR P CMOS input buffer high voltage With hysteresis enabled 0.65 Vdde Vdde+0.3 V D9.4 With hysteresis disabled 0.55 Vdde Vdde+0.3 Vil_c SR P CMOS input buffer low voltage With hysteresis enabled Vss–0.3 0.35 Vdde V D9.5 With hysteresis disabled Vss–0.3 0.40 Vdde Vhys_c SR T CMOS input buffer hysteresis — 0.1 Vdde — V D9.6 Vih_fod_h SR P 5 V tolerant CMOS input buffer high voltage With hysteresis enabled 0.65 Vdd33 Vdd33+0.3 V D9.7 Vil_fod_h SR P 5 V tolerant CMOS input buffer low voltage With hysteresis enabled Vss–0.3 0.35 Vdd33 V D9.8 Iact_s SR T Selectable weak pullup/pulldown current — 25 150 AD9.9 Iinact_d SR P Digital pad input leakage current Weak pull inactive –2.5 2.5 A D9.10 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |