전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC5645S 데이터시트(PDF) 112 Page - Freescale Semiconductor, Inc

부품명 MPC5645S
상세설명  Qorivva MPC5645S Microcontroller Data Sheet
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5645S 데이터시트(HTML) 112 Page - Freescale Semiconductor, Inc

Back Button MPC5645S Datasheet HTML 108Page - Freescale Semiconductor, Inc MPC5645S Datasheet HTML 109Page - Freescale Semiconductor, Inc MPC5645S Datasheet HTML 110Page - Freescale Semiconductor, Inc MPC5645S Datasheet HTML 111Page - Freescale Semiconductor, Inc MPC5645S Datasheet HTML 112Page - Freescale Semiconductor, Inc MPC5645S Datasheet HTML 113Page - Freescale Semiconductor, Inc MPC5645S Datasheet HTML 114Page - Freescale Semiconductor, Inc MPC5645S Datasheet HTML 115Page - Freescale Semiconductor, Inc MPC5645S Datasheet HTML 116Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 146 page
background image
Qorivva MPC5645S Microcontroller Data Sheet, Rev. 8
112
Freescale Semiconductor
4.18.5
DRAM Interface
DDR Interface specification from ‘MCD - 32 Bit Automotive MCU - CMOS090LP2’ I/O Pad
Specification Revision 1.5 - May14th 2008.
This device supports SDR, DDR1, DDR2 half and full strengths, as well as LPDDR half and full speeds.
Table 58 shows the SRE settings for the different modes.
NOTE
The specs mentioned in the following table are preliminary.
Table 58. Pad mode configurations
ipp_sre[2:0]
Mode
000
1.8V LPDDR Half Speed
001
1.8V LPDDR Full Speed
010
1.8V DDR2 Half Strength
011
2.5V DDR1
100
Not supported
101
Not supported
110
1.8V DDR2 Full Strength
111
SDR
Table 59. LPDDR, DDR and DDR2 (DDR2-250) SDRAM timing specifications1 2
At recommended operating conditions with VDDE_DR of 5%
No.
Symbol
Parameter
Min
Max
Unit
1
F
CC Frequency of Operation (Clock Period)
N/A
125
MHz
1.1
tCK
CC Clock period
N/A
8
ns
2
VIX-AC
CC MCK AC differential crosspoint voltage3
VDDE_DR
×0.5 –0.1
VDDE_DR
×0.5 +0.1
V
3
tCH
CC CK HIGH pulse width 3, 4
0.47
0.53
TCK
4
tCL
CC CK LOW pulse width 3, 4
0.47
0.53
tCK
5
tDQSS
CC Skew between MCK and DQS transitions4, 5
150
150
ps
6
tOS(base)
CC Address and control output setup time relative to
MCK rising edge4, 5
(tCK/2) - 1000
N/A
ps
7
tOH(base)
CC Address and control output hold time relative to
MCK rising edge4, 5
(tCK/2) +
1000
N/A
ps
8
tDS1(base)
CC DQ and DM output setup time relative to DQS4, 5
(tCK/4) - 750
N/A
ps
9
tDH1(base)
CC DQ and DM output hold time relative to DQS4, 5
(tCK/4) + 750
N/A
ps
10
tDQSQ
CC DQS-DQ skew for DQS and associated DQ inputs4 -(tCK/4) - 600 (tCK/4) - 600
ps
11
tDQSEN
CC DQS window start position related to CAS read
command3, 4, 5, 6, 7
TBD
TBD
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com