DAC5687MPZPEP datasheet(55/75 Pages) TI1

부품명	DAC5687MPZPEP

상세설명	16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)

PDF	75 Pages

Scroll/Zoom	100%

제조업체	TI1 [Texas Instruments]

홈페이지	http://www.ti.com

Logo

55 / 75 page

www.ti.com

200

Ω

CLK

1:4

CLKC

Termination Resistor

Swing Limitation

Optional, May Be Bypassed

for Sine Wave Input

CAC

0.1

µF

S0029-01

Ropt

Ω

CLK

1:1

CLKC

Optional, Reduces

Clock Feedthrough

CAC

0.01

µF

TTL/CMOS

Source

Ropt

Ω

CLK

CLKC

Node CLKC Internally Biased

to CLKVDD 2

TTL/CMOS

Source

0.01

µF

S0030-01

130

Ω

CAC

0.1

µF

CAC

0.1

µF

130

Ω

VTT

Differential

ECL

(LV)PECL

Source

–

CLK

CLKC

82.5

Ω

82.5

Ω

100

Ω

S0031-01

Power Up Sequence

DAC5687-EP

SGLS333 – JUNE 2006

Figure 63. Preferred Clock Input Configuration

Figure 64. Driving the DAC5687 With a Single-Ended TTL/CMOS Clock Source

Figure 65. Driving the DAC5687 With Differential ECL/PECL Clock Source

In all conditions, bring up DVDD first. If PLLVDD is powered (PLL on), CLKVDD should be powered before or

simultaneously with PLLVDD. AVDD, CLKVDD, and IOVDD can be powered simultaneously or in any order.

Within AVDD, the multiple AVDD pins should be powered simultaneously.

Submit Documentation Feedback

DAC5687MPZPEP 데이터시트(PDF) 55 Page - Texas Instruments

DAC5687MPZPEP 데이터시트(HTML) 55 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

데이터시트 다운로드

링크 URL