전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TFP410MPAPREP 데이터시트(PDF) 22 Page - Texas Instruments

Click here to check the latest version.
부품명 TFP410MPAPREP
상세설명  PanelBus??DIGITAL TRANSMITTER
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TFP410MPAPREP 데이터시트(HTML) 22 Page - Texas Instruments

Back Button TFP410MPAPREP Datasheet HTML 18Page - Texas Instruments TFP410MPAPREP Datasheet HTML 19Page - Texas Instruments TFP410MPAPREP Datasheet HTML 20Page - Texas Instruments TFP410MPAPREP Datasheet HTML 21Page - Texas Instruments TFP410MPAPREP Datasheet HTML 22Page - Texas Instruments TFP410MPAPREP Datasheet HTML 23Page - Texas Instruments TFP410MPAPREP Datasheet HTML 24Page - Texas Instruments TFP410MPAPREP Datasheet HTML 25Page - Texas Instruments TFP410MPAPREP Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 31 page
background image
TFP410-EP
PanelBus
™ DIGITAL TRANSMITTER
SGLS344A − JULY 2006 − REVISED MAY 2011
22
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
register descriptions (continued)
DE_CNT
Sub-Address = 37−36
Read/Write
Default = 0x0000
7
6
5
4
3
2
1
0
DE_CNT[7:0]
Reserved
DE_CNT[10:8]
These read/write registers define the width of the active display, in pixels, when the DE generator is enabled. The
value must be less than or equal to (2047 − DE_DLY).
DE_LIN
Sub-Address = 39−38
Read/Write
Default = 0x0000
7
6
5
4
3
2
1
0
DE_LIN[7:0]
Reserved
DE_LIN[10:8]
These read/write registers define the height of the active display, in lines, when the DE generator is enabled.
H_RES
Sub-Address = 3B−3A
Read Only
7
6
5
4
3
2
1
0
H_RES[7:0]
Reserved
H_RES[10:8]
These read-only registers return the number of pixels between consecutive HSYNC pulses.
V_RES
Sub-Address = 3D−3C
Read Only
7
6
5
4
3
2
1
0
V_RES[7:0]
Reserved
V_RES[10:8]
These read-only registers return the number of lines between consecutive VSYNC pulses.
I2C interface
The I2C interface is used to access the internal TFP410 registers. This 2-pin interface consists of the SCL clock
line and the SDA serial data line. The basic I2C access cycles are shown in Figure 10 and Figure 11.
Start Condition (S)
Stop Condition (P)
SDA
SCL
Figure 10. I2C Start and Stop Conditions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com