MMPF0100 datasheet(37/136 Pages) FREESCALE

37 / 136 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

PF0100

Functional Block Requirements and Behaviors

Power Generation

The regulators have a strong sourcing capability and sinking capability in PWM mode, therefore the fastest rising and falling

slopes are determined by the regulator in PWM mode. However, if the regulators are programmed in PFM or APS mode during

a DVS transition, the falling slope can be influenced by the load. Additionally, as the current capability in PFM mode is reduced,

controlled DVS transitions in PFM mode could be affected. Critically timed DVS transitions are best assured with PWM mode

operation.

The following diagram shows the general behavior for the regulators when initiated with I2C programming, or standby control.

During the DVS period the over-current condition on the regulator should be masked.

Actual

Output Voltage

Example

Actual Output

Voltage

Possible

Output Voltage

Window

Internally

Controlled Steps

Output Voltage

with light Load

Initial

Set Point

Voltage

Change

Request

Internally

Controlled Steps

Output

Voltage

Requested

Set Point

Initiated by I2C Programming, Standby Control

Request for

Higher Voltage

Request for

Lower Voltage

Figure 9. Voltage Stepping with DVS

Regulator Phase Clock

The SWxPHASE[1:0] bits select the phase of the regulator clock as shown in Table 35. By default, each regulator is initialized at

90 ° out of phase with respect to each other. For example, SW1x is set to 0 °, SW2 is set to 90 °, SW3A/B is set to 180 °, and

SW4 is set to 270 ° by default at power up.

Table 33. DVS Speed Selection for SW1A/B/C

SW1xDVSSPEED[1:0]

Function

25 mV step each 2.0

μs

01 (default)

25 mV step each 4.0

μs

25 mV step each 8.0

μs

25 mV step each 16

μs

Table 34. DVS Speed Selection for SW2, SW3A/B, and SW4

SWxDVSSPEED[1:0]

Function

SWx[6] = 0 or SWxSTBY[6] = 0

Function

SWx[6] = 1 or SWxSTBY[6] = 1

25 mV step each 2.0

μs

50 mV step each 4.0

μs

01 (default)

25 mV step each 4.0

μs

50 mV step each 8.0

μs

25 mV step each 8.0

μs

50 mV step each 16

μs

25 mV step each 16

μs

50 mV step each 32

μs

MMPF0100 데이터시트(PDF) 37 Page - Freescale Semiconductor, Inc

MMPF0100 데이터시트(HTML) 37 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL