 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
CXD3017Q 데이터시트(PDF) 49 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
CXD3017Q 데이터시트(HTML) 49 Page - Sony Corporation |
|
|
49 / 117 page  – 49 – CXD3017Q §3. Description of Other Functions §3-1. Channel Clock Regeneration by the Digital PLL Circuit • The channel clock is necessary for demodulating the EFM signal regenerated by the optical system. Assuming T as the channel clock cycle, the EFM signal is modulated in an integer multiple of T from 3T to 11T. In order to read the information in the EFM signal, this integer value must be read correctly. As a result, T, that is the channel clock, is necessary. In an actual player, a PLL is necessary for regenerating the channel clock because the fluctuation in the spindle rotation alters the width of the EFM signal pulses. The block diagram of this PLL is shown in Fig. 3-1. The CXD3017Q has a built-in three-stage PLL. • The first-stage PLL regenerates the high-frequency clock needed by the second-stage digital PLL. • The second-stage PLL is a digital PLL that regenerates the actual channel clock. Block Diagram 3-1 X'tal XTSL OSC 1/M 1/N VCO1 VCOSEL1 1/K (KSL3, 2) Digital PLL RFPLL PCO FILI FILO CLTV CXD3017Q |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
