STA309B datasheet(32/66 Pages) STMICROELECTRONICS

32 / 66 page

Registers

STA309B

32/66

Doc ID 022570 Rev 2

Setting the IDE bit enables this function, which looks at the input I2S data and will

automatically mute if the signals are perceived as invalid.

This function detects loss of input MCLK in binary mode and will output 50% duty cycle.

This function actively prevents double triggering of LRCLK.

Device power-down signal (EAPD) on clock loss detection. This function is enabled by

default. It is strongly recommended to avoid spurious noise during the on-off sequence. The

STA309B has the ECLE bit set to 0.

7.2.9

Configuration register I (0x08)

This feature utilizes an ADC on SDI78 that provides power supply ripple information for

correction. Registers PSC1, PSC2, PSC3 are utilized in this mode.

Bit

RST

Name

Description

4RW

IDE

Invalid input detect mute enable:

1: enables the automatic invalid input detect mute

Bit

RST

Name

Description

BCLE

Binary output mode clock loss detection enable

Bit

RST

Name

Description

LDTE

LRCLK double triggering protection enable

Bit

RST

Name

Description

ECLE

Auto EAPD on clock loss

EAPD

PSCE

Bit

RST

Name

Description

PSCE

Power supply ripple correction enable:

0: normal operation

1: PSCorrect operation

Bit

RST

Name

Description

EAPD

External amplifier power-down:

0: external power-stage power-down active

1: normal operation

STA309B 데이터시트(PDF) 32 Page - STMicroelectronics

STA309B 데이터시트(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

데이터시트 다운로드

링크 URL