전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STA321MPL 데이터시트(PDF) 24 Page - STMicroelectronics

부품명 STA321MPL
상세설명  Scalable digital microphone processor
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA321MPL 데이터시트(HTML) 24 Page - STMicroelectronics

Back Button STA321MPL Datasheet HTML 20Page - STMicroelectronics STA321MPL Datasheet HTML 21Page - STMicroelectronics STA321MPL Datasheet HTML 22Page - STMicroelectronics STA321MPL Datasheet HTML 23Page - STMicroelectronics STA321MPL Datasheet HTML 24Page - STMicroelectronics STA321MPL Datasheet HTML 25Page - STMicroelectronics STA321MPL Datasheet HTML 26Page - STMicroelectronics STA321MPL Datasheet HTML 27Page - STMicroelectronics STA321MPL Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 50 page
background image
Registers
STA321MP
24/50
Doc ID 022647 Rev 1
7.2.3
Configuration register E (0x04)
Each individual channel output can be set to output a binary PWM stream. In this mode
output A of a channel will be considered the positive output and output B is the negative
inverse.
7.2.4
Configuration register F (0x05)
The STA321MP features an internal digital high-pass filter for the purpose of AC coupling.
The purpose of this filter is to prevent DC signals from passing through an FFX amplifier. DC
signals can cause speaker damage.
If HPB = 1, then the filter that the high-pass filter utilizes is made available as user-
programmable biquad#1.
Both limiters can be used in one of two ways, anti-clipping or dynamic range compression.
When used in anti-clipping mode, the limiter threshold values are constant and dependent
on the limiter settings.
D7
D6
D5
D4
D3
D2
D1
D0
C8BO
C7BO
C6BO
C5BO
C4BO
C3BO
C2BO
C1BO
00
00
00
0
0
Bit
RW
RST
Name
Description
0RW
0
C1BO
Channels 1, 2, 3, 4, 5, 6, 7, and 8 binary output
mode enable bits. A setting of 0 indicates ordinary
FFX tristate output. A setting of 1 indicates binary
output mode.
1RW
0
C2BO
2RW
0
C3BO
3RW
0
C4BO
4RW
0
C5BO
5RW
0
C6BO
6RW
0
C7BO
7RW
0
C8BO
D7
D6
D5
D4
D3
D2
D1
D0
PWMS2
PWMS1
PWMS0
BQL
PSL
DEMP
DRC
HPB
00
00
00
0
0
Bit
RW
RST
Name
Description
0RW
0
HPB
High-pass filter bypass bit: a setting of 1 bypasses
the internal AC coupling digital high-pass filter
Bit
RW
RST
Name
Description
1
RW
0
DRC
Dynamic range compression/anti-clipping
0: limiters act in anti-clipping mode
1: limiters act in dynamic range compression mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com