| 전자부품 데이터시트 검색엔진 |
|
SPEAR320 데이터시트(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320 데이터시트(HTML) 55 Page - STMicroelectronics |
|
55 / 73 page ![]() SPEAr320 Timing requirements Doc ID 16755 Rev 5 55/73 Note: The timings shown in Figure 10 depend on the programmed value of tSCLHigh and tSCLLow, so the values present in the three tables here above have been calculated using the minimum programmable values of : ● IC_HS_SCL_HCNT=19 and IC_HS_SCL_LCNT=53 registers (for High-Speed mode); ● IC_FS_SCL_HCNT=99 and IC_FS_SCL_LCNT=215 registers (for Fast-Speed mode); ● IC_SS_SCL_HCNT=664 and IC_SS_SCL_LCNT=780 registers (for Standard-Speed mode). These minimum values depend on the AHB clock frequency, which is 166 MHz. 7.6 FSMC timing characteristics The characterization timing is done using primetime considering an output load of 3 pF on the data, 15 pF on FSMC_CSx, FSMC_RE and FSMC_WE and 10 pF on FSMC_ADDR_LE and FSMC_CMD_LE. 7.6.1 NAND Flash configuration Figure 11. Output command signal waveforms for NAND Flash Table 35. Timing characteristics for I2C in standard speed mode Parameter Min Unit tSU-STA 4723.6 ns tHD-STA 3991.9 tSU-DAT 4676.1 tHD-DAT 0.8 tSU-STO 4027.7 tHD-STO 4742.2 FSMC_CSx FSMC_WE FSMC_Dx Command tCLE tWE tIO FSMC_CMD_LE |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |