전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M95320-R 데이터시트(PDF) 36 Page - STMicroelectronics

부품명 M95320-R
상세설명  32-Kbit serial SPI bus EEPROM with high-speed clock
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M95320-R 데이터시트(HTML) 36 Page - STMicroelectronics

Back Button M95320-R Datasheet HTML 32Page - STMicroelectronics M95320-R Datasheet HTML 33Page - STMicroelectronics M95320-R Datasheet HTML 34Page - STMicroelectronics M95320-R Datasheet HTML 35Page - STMicroelectronics M95320-R Datasheet HTML 36Page - STMicroelectronics M95320-R Datasheet HTML 37Page - STMicroelectronics M95320-R Datasheet HTML 38Page - STMicroelectronics M95320-R Datasheet HTML 39Page - STMicroelectronics M95320-R Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 48 page
background image
DC and AC parameters
M95320-W M95320-R M95320-DR
36/48
Doc ID 5711 Rev 14
Table 17.
AC characteristics (M95320-W, device grade 6)
Test conditions specified in Table 10 and Table 11
Symbol
Alt.
Parameter
Min.
Max.
Min.
Max.
Unit
VCC = 2.5 to 5.5 V
New products
VCC = 4.5 to 5.5 V
fC
fSCK
Clock frequency
D.C.
10
D.C.
20
MHz
tSLCH
tCSS1 S active setup time
30
15
ns
tSHCH
tCSS2 S not active setup time
30
15
ns
tSHSL
tCS
S deselect time
40
20
ns
tCHSH
tCSH
S active hold time
30
15
ns
tCHSL
S not active hold time
30
15
ns
tCH
(1)
tCLH
Clock high time
42
20
ns
tCL
(1)
tCLL
Clock low time
40
20
ns
tCLCH
(2)
tRC
Clock rise time
2
2
µs
tCHCL
(2)
tFC
Clock fall time
2
2
µs
tDVCH
tDSU
Data in setup time
10
5
ns
tCHDX
tDH
Data in hold time
10
10
ns
tHHCH
Clock low hold time after HOLD not active
30
15
ns
tHLCH
Clock low hold time after HOLD active
30
15
ns
tCLHL
Clock low set-up time before HOLD active
0
0
ns
tCLHH
Clock low set-up time before HOLD not active
0
0
ns
tSHQZ
(2)
tDIS
Output disable time
40
20
ns
tCLQV
(3)
tV
Clock low to output valid
40
20
ns
tCLQX
tHO
Output hold time
0
0
ns
tQLQH
(2)
tRO
Output rise time
40
20
ns
tQHQL
(2)
tFO
Output fall time
40
20
ns
tHHQV
tLZ
HOLD high to output valid
40
20
ns
tHLQZ
(2)
tHZ
HOLD low to output high-Z
40
20
ns
tW
tWC
Write time
5
5
ms
1.
tCH + tCL must never be lower than the shortest possible clock period, 1/fC(max).
2.
Characterized only, not tested in production.
3.
tCLQV must be compatible with tCL (clock low time): if the SPI bus master offers a Read setup time tSU = 0 ns, tCL can be
equal to (or greater than) tCLQV; in all other cases, tCL must be equal to (or greater than) tCLQV+tSU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com