전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8741 데이터시트(PDF) 16 Page - Wolfson Microelectronics plc

부품명 WM8741
상세설명  24-bit 192kHz DAC with Advanced Digital Filtering
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8741 데이터시트(HTML) 16 Page - Wolfson Microelectronics plc

Back Button WM8741 Datasheet HTML 12Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 13Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 14Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8741 Datasheet HTML 20Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 64 page
background image
WM8741
Production Data
w
PD, Rev 4.2, October 2009
16
INTERNAL POWER ON RESET CIRCUIT
The WM8741 includes two internal Power On Reset (POR) circuits which are used to reset the digital
logic into a default state after power up and to allow the analogue circuits to power-up silently.
The digital POR circuit is powered from DVDD. This circuit monitors DVDD and asserts the internal
digital reset if DVDD are below the minimum DVDD threshold which will allow the digital logic to
function.
The analogue POR circuit is powered from AVDD. The circuit monitors AVDD, tri-stating the DAC
outputs and isolating the internal reference resistor strings from AVDDL and AVDDR until there is
sufficient AVDD voltage to allow the analogue DAC stages to function correctly.
Figure 7 AVDD Power up Sequence
Test Conditions
AVDD = 5V, AGND = 0V, TA = +25
oC, TA_max = +125oC, TA_min = -25oC, AVDDmax = 5.5V, AVDDmin = 4.5V
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Power Supply Input Timing Information
AVDD level to POR rising
edge (AVDD rising)
Vpor_hi
Measured from AGND
2.00
V
AVDD level to POR falling
edge (AVDD falling)
Vpor_lo
Measured from AGND
1.84
V
Table 6 Analogue POR Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com