WM8985GEFLSLASHR datasheet(80/121 Pages) WOLFSON

80 / 121 page

WM8985

Production Data

PD, Rev 4.6, July 2009

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R6 (06h)

Clock

Generation

Control

Sets the chip to be master over LRC

and BCLK

0 = BCLK and LRC clock are inputs

1 = BCLK and LRC clock are outputs

generated by the WM8985 (MASTER)

4:2

BCLKDIV

000

Configures the BCLK output frequency,

for use when the chip is master over

BCLK.

000 = divide by 1 (BCLK=SYSCLK)

001 = divide by 2 (BCLK=SYSCLK/2)

010 = divide by 4 (BCLK=SYSCLK/4)

011 = divide by 8 (BCLK=SYSCLK/8)

100 = divide by 16 (BCLK=SYSCLK/16)

101 = divide by 32 (BCLK=SYSCLK/32)

110 = reserved

111 = reserved

7:5

MCLKDIV

010

Sets the scaling for SYSCLK clock

output (under control of CLKSEL)

000 = divide by 1 (LRC=SYSCLK/128)

001 = divide by 1.5 (LRC=SYSCLK/192)

010 = divide by 2 (LRC=SYSCLK/256)

011 = divide by 3 (LRC=SYSCLK/384)

100 = divide by 4 (LRC=SYSCLK/512)

101 = divide by 6 (LRC=SYSCLK/768)

110 = divide by 8 (LRC=SYSCLK/1024)

111 = divide by 12 (LRC=SYSCLK/1536)

CLKSEL

Controls the source of the clock for all

internal operation:

0 = MCLK

1 = PLL output

Table 44 Clock Control

The CLKSEL bit selects the internal source of the Master clock from the PLL (CLKSEL=1) or from

MCLK (CLKSEL=0). When the internal clock is switched from one source to another using the

CLKSEL bit, the clock originally selected must generate at least one falling edge after CLKSEL has

changed for the switching of clocks to be successful.

EXAMPLE:

If the PLL is the current source of the internal clock (CLKSEL=1) and it is required to switch to the

MCLK, change CLKSEL to select MCLK (CLKSEL=0) and then disable PLL (PLLEN=0).

WM8985GEFL/R 데이터시트(PDF) 80 Page - Wolfson Microelectronics plc

WM8985GEFL/R 데이터시트(HTML) 80 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL