전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8523TS/1 데이터시트(PDF) 46 Page - NXP Semiconductors

부품명 PCF8523TS/1
상세설명  Real-Time Clock (RTC) and calendar
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8523TS/1 데이터시트(HTML) 46 Page - NXP Semiconductors

Back Button PCF8523TS/1 Datasheet HTML 42Page - NXP Semiconductors PCF8523TS/1 Datasheet HTML 43Page - NXP Semiconductors PCF8523TS/1 Datasheet HTML 44Page - NXP Semiconductors PCF8523TS/1 Datasheet HTML 45Page - NXP Semiconductors PCF8523TS/1 Datasheet HTML 46Page - NXP Semiconductors PCF8523TS/1 Datasheet HTML 47Page - NXP Semiconductors PCF8523TS/1 Datasheet HTML 48Page - NXP Semiconductors PCF8523TS/1 Datasheet HTML 49Page - NXP Semiconductors PCF8523TS/1 Datasheet HTML 50Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 75 page
background image
PCF8523
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 4 — 5 July 2012
46 of 74
NXP Semiconductors
PCF8523
Real-Time Clock (RTC) and calendar
The PCF8523 can act as a slave transmitter and a slave receiver.
8.11.4 Acknowledge
The number of data bytes transferred between the START and STOP conditions from
transmitter to receiver is unlimited. Each byte of 8 bits is followed by an acknowledge
cycle.
• A slave receiver, which is addressed, must generate an acknowledge cycle after the
reception of each byte
• Also a master receiver must generate an acknowledge cycle after the reception of
each byte that has been clocked out of the slave transmitter
• The device that acknowledges must pull-down the SDA line during the acknowledge
clock pulse, so that the SDA line is stable LOW during the HIGH period of the related
acknowledge clock pulse (set-up and hold times must be considered)
• A master receiver must signal an end of data to the transmitter by not generating an
acknowledge cycle on the last byte that has been clocked out of the slave. In this
event, the transmitter must leave the data line HIGH to enable the master to generate
a STOP condition
Acknowledgement on the I2C-bus is shown in Figure 31.
8.11.5 I2C-bus protocol
One I2C-bus slave address (1101000) is reserved for the PCF8523. The entire I2C-bus
slave address byte is shown in Table 46.
Fig 30. System configuration
mba605
MASTER
TRANSMITTER
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER
RECEIVER
SDA
SCL
Fig 31. Acknowledgement on the I2C-bus
mbc602
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
data output
by transmitter
data output
by receiver
SCL from
master



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com