OR2C04A datasheet(44/192 Pages) ETC

44 / 192 page

Data Sheet

ORCA Series 2 FPGAs

June 1999

Lucent Technologies Inc.

Configuration Data Format (continued)

Using

ORCA Foundry to Generate

Configuration RAM Data

The configuration data defines the I/O functionality,

logic, and interconnections. The bit stream is gener-

ated by the development system. The bit stream cre-

ated by the bit stream generation tool is a series of 1s

and 0s used to write the FPGA configuration RAM. The

bit stream can be loaded into the FPGA using one of

the configuration modes discussed later. In the bit

stream generator, the designer selects options which

affect the FPGA’s functionality. Using the output of the

bit stream generator, circuit.bit, the development sys-

tem’s download tool can load the configuration data

into the

ORCA series FPGA evaluation board from a

PC or workstation. Alternatively, a user can program a

PROM (such as the ATT1700A Series Serial ROM or a

standard EPROM) and load the FPGA from the PROM.

The development system’s PROM programming tool

produces a file in .mks or .exo format.

Configuration Data Frame

A detailed description of the frame format is shown in

Figure 39. The header frame begins with a series of 1s

and a preamble of 0010, followed by a 24-bit length

count field representing the total number of configura-

tion clocks needed to complete the loading of the

FPGAs. Following the header frame is an optional ID

frame. This frame contains data used to determine if

the bit stream is being loaded to the correct type of

ORCA FPGA (i.e., a bit stream generated for an

OR2C15A is being sent to an OR2C15A). Since the

OR2CxxA devices are bit stream compatible with the

ATT2Cxx, ATT2Txx, OR2TxxA, and OR2TxxB families,

a bit stream from any of these devices will not cause an

error when loaded into an OR2CxxA, OR2TxxA, or

OR2TxxB device. The ID frame has a secondary func-

tion of optionally enabling the parity checking logic for

the rest of the data frames.

The configuration data frames follow. Each frame starts

with a 0 start bit and ends with three or more 1 stop

bits. Following each start bit are four control bits: a pro-

gram bit, set to 1 if this is a data frame; a compress bit,

set to 1 if this is a compressed frame; and the opar and

epar parity bits (see Bit Stream Error Checking). An

11-bit address field that determines in which column

the FPGA is to be written is followed by alignment and

write control bits. For uncompressed frames, the data

bits needed to write one column in the FPGA are next.

For compressed frames, the data bits from the previous

frame are sent to a different FPGA column, as speci-

fied by the new address bits; therefore, new data bits

are not required. When configuration of the current

FPGA is finished, an end-of-configuration frame (where

the program bit is set to 0) is sent to the FPGA. The

length and number of data frames and information on

the PROM size for the Series 3 FPGAs are given in

Table 7.

Table 7. Configuration Frame Size

Devices

OR2C/

2T04A

OR2C/

2T06A

OR2C/

2T08A

OR2C/

2T10A

OR2C/

2T12A

OR2C/

2T15A/B

OR2C/

2T26A

OR2C/

2T40A/B

# of Frames

480

568

656

744

832

920

1096

1378

Data Bits/Frame

110

130

150

170

190

210

250

316

Configuration Data

(# of frames x # of data bits/frame)

52,800

73,840

98,400

126,480

158,080

193,200

274,000

435,448

Maximum Total # Bits/Frame

(align bits, 1 write bit, 8 stop bits)

136

160

176

200

216

240

280

344

Maximum Configuration Data

(# bits x # of frames)

65,280

90,880

115,456

148,800

179,712

220,800

306,880

474,032

Maximum PROM Size (bits)

(add 48-bit header, ID frame, and

40-bit end of configuration frame)

65,504

91,128

115,720

149,088

180,016

221,128

307,248

474,464

OR2C04A 데이터시트(PDF) 44 Page - List of Unclassifed Manufacturers

OR2C04A 데이터시트(HTML) 44 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL