OR2C04A datasheet(63/192 Pages) ETC

63 / 192 page

Lucent Technologies Inc.

Data Sheet

June 1999

ORCA Series 2 FPGAs

Estimating Power Dissipation (continued)

PCLK

= [0.69 mW/MHz + (0.38 mW/MHz – Branch)

(20 Branches)

+ (0.022 mW/MHz – PFU) (150 PFUs)

+ (0.006 mW/MHz – SMEM_PFU)

(16 SMEM_PFUs)] [40 MHz]

= 427 mW

PTTL

= 20 x [2.2 mW + (0.17 mW/MHz x 20 MHz

x 20%)]

= 57 mW

PCMOS = 20 x [0.17 mW x 20 MHz x 20%]

= 13 mW

POUT = 30 x [(30 pF + 8.8 pF) x (5.25)2 x 20 MHz

x 20%]

=128 mW

PBID

= 16 x [(50 pF + 8.8 pF) x (5.25)2 x 20 MHz

x 20%]

= 104 mW

TOTAL

= 1.50 W

OR2TxxA

The total operating power dissipated is estimated by

summing the standby (IDDSB), internal, and external

power dissipated. The internal and external power is

the power consumed in the PLCs and PICs, respec-

tively. In general, the standby power is small and may

be neglected. The total operating power is as follows:

PT =

Σ PPLC + Σ PPIC

The internal operating power is made up of two parts:

clock generation and PFU output power. The PFU out-

put power can be estimated based upon the number of

PFU outputs switching when driving an average fan-out

of two:

PPFU = 0.08 mW/MHz

For each PFU output that switches, 0.08 mW/MHz

needs to be multiplied times the frequency (in MHz)

that the output switches. Generally, this can be esti-

mated by using one-half the clock rate, multiplied by

some activity factor; for example, 20%.

The power dissipated by the clock generation circuitry

is based upon four parts: the fixed clock power, the

power/clock branch row or column, the clock power dis-

sipated in each PFU that uses this particular clock, and

the power from the subset of those PFUs that is config-

ured in either of the two synchronous modes (SSPM or

SDPM). Therefore, the clock power can be calculated

for the four parts using the following equations:

OR2T04A Clock Power

= [0.29 mW/MHz

+ (0.10 mW/MHz – Branch) (# Branches)

+ (0.01 mW/MHz – PFU) (# PFUs)

+ (0.003 mW/MHz – SMEM_PFU)

(# SMEM_PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit)

OR2T04A clock power

≈ 1.8 mW/MHz.

OR2T06A Clock Power

= [0.30 mW/MHz

+ (0.11 mW/MHz – Branch) (# Branches)

+ (0.01 mW/MHz – PFU) (# PFUs)

+ (0.003 mW/MHz – SMEM_PFU)

(# SMEM_PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit)

OR2T06A clock power

≈ 2.4 mW/MHz.

OR2T08A Clock Power

= [0.31 mW/MHz

+ (0.12 mW/MHz – Branch) (# Branches)

+ (0.01 mW/MHz – PFU) (# PFUs)

+ (0.003 mW/MHz – SMEM_PFU)

(# SMEM_PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit)

OR2T08A clock power

≈ 3.2 mW/MHz.

OR2T10A Clock Power

= [0.32 mW/MHz

+ (0.14 mW/MHz – Branch) (# Branches)

+ (0.01 mW/MHz – PFU) (# PFUs)

+ (0.003 mW/MHz – SMEM_PFU)

(# SMEM_PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit)

OR2T10A clock power

≈ 4.0 mW/MHz.

OR2T12A Clock Power

= [0.33 mW/MHz

+ (0.15 mW/MHz – Branch) (# Branches)

+ (0.01 mW/MHz – PFU) (# PFUs)

+ (0.003 mW/MHz – SMEM_PFU)

(# SMEM_PFUs)] fCLK

For a quick estimate, the worst-case (typical circuit)

OR2T12A clock power

≈ 4.9 mW/MHz.

OR2C04A 데이터시트(PDF) 63 Page - List of Unclassifed Manufacturers

OR2C04A 데이터시트(HTML) 63 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL