전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

OR2C04A 데이터시트(PDF) 159 Page - List of Unclassifed Manufacturers

부품명 OR2C04A
상세설명  Field-Programmable Gate Arrays
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

OR2C04A 데이터시트(HTML) 159 Page - List of Unclassifed Manufacturers

Back Button OR2C04A Datasheet HTML 155Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 156Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 157Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 158Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 159Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 160Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 161Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 162Page - List of Unclassifed Manufacturers OR2C04A Datasheet HTML 163Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 192 page
background image
Data Sheet
June 1999
ORCA Series 2 FPGAs
Lucent Technologies Inc.
159
Note: TPO is triggered when VDD reaches between 3.0 V to 4.0 V for the OR2CxxA and between 2.7 V and 3.0 V for the OR2TxxA/OR2TxxB.
Slave Parallel Mode
Power-on Reset Delay
CCLK Period (OR2CxxA/OR2TxxA)
CCLK Period (OR2TxxB)
Configuration Latency (noncompressed):
OR2C/2T04A
OR2C/2T06A
OR2C/2T08A
OR2C/2T10A
OR2C/2T12A
OR2C/2T15A
OR2T15B
OR2C/2T26A
OR2C/2T40A
OR2T40B
TPO
TCCLK
TCCLK
TCL
4.33
100.00
25.0
0.82
1.14
1.44
1.86
2.25
2.76
0.69
3.84
5.93
1.48
17.37
—
—
—
—
—
—
—
—
—
—
—
—
ms
ns
ns
ms
ms
ms
ms
ms
ms
ms
ms
ms
ms
Partial Reconfiguration (noncompressed):
OR2C/2T04A
OR2C/2T06A
OR2C/2T08A
OR2C/2T10A
OR2C/2T12A
OR2C/2T15A/2T15B
OR2C/2T26A
OR2C/2T40A/2T40B
TPR
1.70
2.00
2.20
2.50
2.70
3.00
3.50
4.30
—
—
—
—
—
—
—
—
µs/frame
µs/frame
µs/frame
µs/frame
µs/frame
µs/frame
µs/frame
µs/frame
INIT
Timing
INIT
High to CCLK Delay:
Slave Parallel
Slave Serial
Synchronous Peripheral
Master Serial:
(M3 = 1)
(M3 = 0)
Master Parallel:
(M3 = 1)
(M3 = 0)
TINIT_CLK
1.00
1.00
1.00
1.06
0.59
5.28
1.12
—
—
—
4.51
2.65
21.47
4.77
µs
µs
µs
µs
µs
µs
µs
Initialization Latency (PRGM high to INIT high):
OR2C/2T04A
OR2C/2T06A
OR2C/2T08A
OR2C/2T10A
OR2C/2T12A
OR2C/2T15A/2T15B
OR2C/2T26A
OR2C/2T40A/2T40B
TIL
63.36
74.98
86.59
98.21
109.82
121.44
144.67
181.90
254.40
301.04
347.68
394.32
440.96
487.60
580.88
730.34
µs
µs
µs
µs
µs
µs
µs
µs
INIT
High to WR, Asynchronous Peripheral
TINIT_WR
1.50
—
µs
Timing Characteristics (continued)
Table 47. Series 2 General Configuration Mode Timing Characteristics (continued)
OR2CxxA Commercial: VDD = 5.0 V ± 5%, 0 °C
≤ TA ≤ 70 °C; OR2CxxA Industrial: VDD = 5.0 V ± 10%, –40 °C ≤ TA ≤ +85 °C.
OR2TxxA/B Commercial: VDD = 3.0 V to 3.6 V, 0 °C
≤ TA ≤ 70 °C; OR2TxxA/B Industrial: VDD = 3.0 V to 3.6 V,
–40 °C
≤ TA ≤ +85 °C.
Parameter
Symbol
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com