| 전자부품 데이터시트 검색엔진 |
|
EvaluationBoard 데이터시트(PDF) 2 Page - Intersil Corporation |
|
|
|||||||||||||||||||||||||||||
EvaluationBoard 데이터시트(HTML) 2 Page - Intersil Corporation |
|
2 / 16 page ![]() ISL75052SEH 2 FN8456.0 May 29, 2013 Block Diagram REFERENCE BIAS UVLO CURRENT LIMIT THERMAL SHUTDOWN DELAY GND PG ADJ EN VIN POWER PDMOS VOUT COMP BYP 3.8V LDO VCCX OCP 540mV 600mV Typical Applications FIGURE 3. PG 4.87k 15.8k 2.2k VCCX 10k EN VIN 1nF 22k 1 3 2 ISL75052SEH 16 15 14 13 12 11 10 9 4 5 6 7 8 BYP VOUT VOUT VIN VIN VIN NC NC OCP ADJ EN GND GND COMP PG VCCX NC = No connect pin can be connected to either VIN or GND VOUT = 2.5V 300 0.1µF 100µF 100µF 0.1µF 100µF 0.1µF 100µF Ω 2.2nF |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |