 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADE7953 데이터시트(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE7953 데이터시트(HTML) 4 Page - Analog Devices |
|
|
4 / 68 page  ADE7953 Data Sheet Rev. A | Page 4 of 68 SPECIFICATIONS VDD = 3.3 V ± 10%, AGND = DGND = 0 V, on-chip reference, CLKIN = 3.58 MHz, TMIN to TMAX = −40°C to +85°C, Register Address 0x120 set to 0x30, unless otherwise noted. Table 1. Parameter Min Typ Max Unit Test Conditions/Comments PHASE ERROR BETWEEN CHANNELS Line frequency = 45 Hz to 65 Hz, HPF on Power Factor = 0.8 Capacitive ±0.05 Degrees Phase lead 37° Power Factor = 0.5 Inductive ±0.05 Degrees Phase lag 60° ACTIVE ENERGY MEASUREMENT Active Energy Measurement Error (Current Channel A) 0.1 % Over a dynamic range of 3000:1, PGA = 1, PGA = 22, integrator off Active Energy Measurement Error (Current Channel B) 0.1 % Over a dynamic range of 1000:1, PGA = 1, PGA = 16, integrator off AC Power Supply Rejection VDD = 3.3 V ± 120 mV rms, 100 Hz Output Frequency Variation 0.01 % DC Power Supply Rejection VDD = 3.3 V ± 330 mV dc Output Frequency Variation 0.01 % Active Energy Measurement Bandwidth 1.23 kHz −3 db REACTIVE ENERGY MEASUREMENT Reactive Energy Measurement Error (Current Channel A) 0.1 % Over a dynamic range of 3000:1, PGA = 1, PGA = 22, integrator off Reactive Energy Measurement Error (Current Channel B) 0.1 % Over a dynamic range of 1000:1, PGA = 1, PGA = 16, integrator off AC Power Supply Rejection VDD = 3.3 V ± 120 mV rms, 100 Hz Output Frequency Variation 0.01 % DC Power Supply Rejection VDD = 3.3 V ± 330 mV dc Output Frequency Variation 0.01 % Reactive Energy Measurement Bandwidth 1.23 kHz −3 db RMS MEASUREMENT IRMS and VRMS Measurement Bandwidth 1.23 kHz IRMS (Current Channel A) Measurement Error 0.2 % Over a dynamic range of 1000:1, PGA = 1, PGA = 22, integrator off IRMS (Current Channel B) and VRMS Measurement Error 0.2 % Over a dynamic range of 500:1, PGA = 1, PGA = 16, integrator off ANALOG INPUTS Maximum Signal Levels ±500 mV peak Differential inputs: IAP to IAN, IBP to IBN ±500 mV peak Single-ended input: VP to VN, IBP to IBN ±250 mV peak Single-ended input: IAP to IAN Input Impedance (DC) IAP Pin 50 MΩ IAN Pin 50 MΩ IBP, IBN, VP, VN Pins 540 kΩ ADC Offset Error Uncalibrated error (see the Terminology section) Current Channel B, Voltage Channel 0 ±10 mV Current Channel A −12 mV PGA = 1 −1 mV PGA = 16, PGA = 22 Gain Error External 1.2 V reference Current Channel A ±3 % Current Channel B ±3 % Voltage Channel ±3 % |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
