전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

MPC823 데이터시트(PDF) 47 Page - Freescale Semiconductor, Inc

부품명 MPC823
상세설명  AC Electrical Specifications
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC823 데이터시트(HTML) 47 Page - Freescale Semiconductor, Inc

Back Button MPC823 Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 45Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 46Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 47Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 48Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 49Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC823 Datasheet HTML 51Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 70 page
background image
MPC823 ELECTRICAL SPECIFICATIONS
47
Table 12. Serial Interface Timing
NUM
CHARACTERISTIC
25MHZ
40MHZ
50MHZ
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
70
L1RCLK and L1TCLK frequency (DSC=0)1,3
Ñ10Ñ10Ñ10
MHz
71
L1RCLK and L1TCLK width low (DSC=0)3
P+10
Ñ
P+10
Ñ
P+10
Ñ
ns
71a
L1RCLK and L1TCLK width high (DSC=0)2
P+10
Ñ
P+10
Ñ
P+10
Ñ
ns
72
L1TXD, L1ST(1Ð8), L1RQ, L1CLKO rise and fall
times
Ñ15Ñ15Ñ15
ns
73
L1RSYNC, L1TSYNC valid to L1CLK edge
(SYNC setup time)
20Ñ20Ñ20Ñ
ns
74
L1CLK edge to L1RSYNC and L1TSYNC invalid
(SYNC hold time)
35Ñ35Ñ35Ñ
ns
75
L1RSYNC and L1TSYNC rise and fall times
Ñ
15
Ñ
15
Ñ
15
ns
76
L1RXD valid to L1CLK edge (L1RXD setup time)
42
Ñ
42
Ñ
42
Ñ
ns
77
L1CLK edge to L1RXD invalid (L1RXD hold time)
35
Ñ
35
Ñ
35
Ñ
ns
78
L1CLK edge to L1ST(1Ð8) valid
10
45
10
45
10
45
ns
78a
L1SYNC valid to L1ST(1Ð8) valid4
10
45
10
45
10
45
ns
79
L1CLK edge to L1ST(1Ð8) invalid
10
45
10
45
10
45
ns
80
L1CLK edge to L1TXD valid
10
65
10
65
10
65
ns
80a
L1TSYNC valid to L1TXD valid4
10
65
10
65
10
65
ns
81
L1CLK edge to L1TXD high impedance
0
42
0
42
0
42
ns
82
L1RCLK and L1TCLK frequency (DSC=1)
Ñ
12.5
Ñ
16
Ñ
16
MHz
83
L1RCLK and L1TCLK width low (DSC=1)
P+10
Ñ
P+10
Ñ
P+10
Ñ
ns
83a
L1RCLK and L1TCLK width high (DSC=1)2
P+10
Ñ
P+10
Ñ
P+10
Ñ
ns
84
L1CLK edge to L1CLKO valid (DSC=1)
Ñ
30
Ñ
30
Ñ
30
ns
85
L1RQ valid before falling edge of L1TSYNC3
1Ñ1Ñ1Ñ
L1TCLK
86
L1GR setup time3
42Ñ42Ñ42Ñ
ns
87
L1GR hold time3
42Ñ42Ñ42Ñ
ns
88
L1CLK edge to L1SYNC valid
(FSD = 00, CNT = 0000, BYT = 0, DSC=0)
Ñ0Ñ0Ñ0
ns
NOTES:
1.
The ratio SyncCLK/L1RCLK must be greater than 2.5/1.
2.
Where P=1/CLKO1. For a 25MHz CLKO1 rate, P=40ns.
3.
These electrical speciÞcations are only valid for IDL mode.
4.
The strobes and TXD2 on the Þrst bit of the frame becomes valid after L1CLK edge or L1SYNC, whichever
is later.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com