| 전자부품 데이터시트 검색엔진 |
|
AF512UDI 데이터시트(PDF) 21 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AF512UDI 데이터시트(HTML) 21 Page - List of Unclassifed Manufacturers |
|
21 / 91 page ![]() Revision 3.3 ATP Industrial Grade microSD Card Specification Figure 3-3: Timing diagram data input/output referenced to clock (High-Speed) Parameter Symbol Min Max Unit Remark Clock CLK (All values are referred to min (VIH) and max (VIL) Clock frequency Data Transfer Mode fPP 0 50 MHz CL <= 10 pF(1 card) Clock low time tWL 7 - ns CL <= 10 pF(1 card) Clock high time tWH 7 - ns CL <= 10 pF(1 card) Clock rise time tTLH - 3 ns CL <= 10 pF(1 card) Clock fall time tTHL - 3 ns CL <= 10 pF(1 card) Inputs CMD, DAT (referenced to CLK) Input set-up time tISU 6 - ns CL <= 10 pF(1 card) Input hold time tIH 2 - ns CL <= 10 pF(1 card) Outputs CMD, DAT (referenced to CLK) Output Delay time during Data Transfer Mode tODLY - 14 ns CL <= 40 pF(1 card) Table 3-3: Bus Timing - Parameters Values (High-Speed) Y Yoouurr U Ullttiim maattee M Meem moorryy S Soolluuttiioonn!! 21 ATP Confidential & Proprietary |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |