전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

OMAP3530ECBBA 데이터시트(PDF) 190 Page - Texas Instruments

Click here to check the latest version.
부품명 OMAP3530ECBBA
상세설명  OMAP3530/25 Applications Processor: OMAP 3 Architecture
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

OMAP3530ECBBA 데이터시트(HTML) 190 Page - Texas Instruments

Back Button OMAP3530ECBBA Datasheet HTML 186Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 187Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 188Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 189Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 190Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 191Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 192Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 193Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 194Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 190 / 264 page
background image
cam_xclki
cam_pclk
cam_vs
cam_hs
cam_d[11:0]
cam_wen
cam_fld
FRAME(0)
FRAME(0)
L(0)
L(n-1)
L(0)
D(0)
D(n-3)
D(n-2)
D(n-1)
D(0)
D(1)
D(2)
D(n-1)
PAIR
IMPAIR
ISP15
ISP16
ISP16
ISP17
ISP18
ISP18
ISP27
ISP19
ISP21
ISP22
ISP23
ISP20
ISP28
ISP24
ISP25
ISP26
030-057
OMAP3530/25 Applications Processor
SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009
www.ti.com
Figure 6-25. ISP – 12-Bit SYNC Normal – Interlaced Mode(1)(2)(3)(4)(5)(6)(7)(8)
(1) The polarity of cam_pclk, cam_fld, cam_vs, and cam_hs are configurable. If the cam_hs, cam_vs, and cam_fld signals are output, the
signal length can be set.
(2) The parallel camera in SYNC mode supports interlaced image sensor modules and 8-, 10-, 11-, or 12-bit data.
(3) When the image sensor has fewer than 12 data lines, it must be connected to the lower data lines and the unused lines must be
grounded.
(4) It is possible to shift the data to 0, 2, or 4 data internal lanes.
(5) The bit configurations are: cam_d[11:4] or cam_d[7:0] in 8-bit mode, cam_d[11:2] or cam_d[9:0] in 10-bit mode, cam_d[10:0] in 11-bit
mode, and cam_d[11:0] in 12-bit mode.
(6) Optionally, the data write to memory can be qualified by the external cam_wen signal.
(7) The cam_wen signal can be used as a external memory write-enable signal. The data is stored to memory only if cam_hs, cam_vs, and
cam_wen signals are asserted.
(8) In cam_xclki; I is equal to a or b.
6.5.1.1.1.4 8-bit Packed SYNC – Interlaced Mode
Table 6-32 and Table 6-33 assume testing over the recommended operating conditions and electrical
characteristic conditions (see Figure 6-26).
TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS
190
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com