전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

OMAP3530ECBBA 데이터시트(PDF) 188 Page - Texas Instruments

Click here to check the latest version.
부품명 OMAP3530ECBBA
상세설명  OMAP3530/25 Applications Processor: OMAP 3 Architecture
PDF  264 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

OMAP3530ECBBA 데이터시트(HTML) 188 Page - Texas Instruments

Back Button OMAP3530ECBBA Datasheet HTML 184Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 185Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 186Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 187Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 188Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 189Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 190Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 191Page - Texas Instruments OMAP3530ECBBA Datasheet HTML 192Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 264 page
background image
cam_xclki
cam_pclk
cam_vs
cam_hs
cam_d[7:0]
cam_wen
cam_fld
D(0)
D(n-3)
D(n-2)
D(n-1)
D(0)
D(1)
D(n-1)
ISP1
ISP2
ISP2
ISP3
ISP4
ISP5
ISP6
ISP7
ISP8
ISP10
ISP4
ISP9
ISP11
030-059
ISP12
OMAP3530/25 Applications Processor
SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009
www.ti.com
Figure 6-24. ISP – 8-bit Packed SYNC – Progressive Mode(1)(2)(3)(4)(5)
(1) The polarity of cam_pclk, cam_fld, cam_vs, and cam_hs are configurable.
(2) The image sensor must be connected to the lower data lines and the unused lines must be grounded. However, it is possible to shift the
data to 0, 2, or 4 data internal lanes. The bit configurations are: cam_d[11:4] or cam_d[7:0] in 8-bit packed mode.
(3) Optionally, the data write to memory can be qualified by the external cam_wen signal. The cam_wen signal can be used as a external
memory write-enable signal. The data is stored to memory only if cam_hs, cam_vs, and cam_wen signals are asserted. The polarity of
cam_fld is programmable.
(4) The camera module can pack 8-bit data into 16 bits. It doubles the maximum pixel clock. This mode can be particularly useful to transfer
a YCbCr data stream or compressed stream to memory at very high speed.
(5) In cam_xclki; I is equal to a or b.
6.5.1.1.1.3 12-Bit SYNC Normal – Interlaced Mode
Table 6-29 and Table 6-30 assume testing over the recommended operating conditions and electrical
characteristic conditions (see Figure 6-25).
Table 6-28. ISP Timing Conditions – 12-Bit SYNC Normal – Interlaced Mode
TIMING CONDITION PARAMETER
VALUE
UNIT
Input Conditions
tR
Input signal rise time
2.7
ns
tF
Input signal fall time
2.7
ns
Output Conditions
TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS
188
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com