 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
M68HC08 데이터시트(PDF) 73 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
M68HC08 데이터시트(HTML) 73 Page - Freescale Semiconductor, Inc |
|
|
73 / 332 page  Configuration Register (CONFIG) MC68HC908JB16 — Rev. 1.1 Technical Data Freescale Semiconductor Configuration Register (CONFIG) 73 SSREC — Short Stop Recovery Bit SSREC enables the CPU to exit stop mode with a delay of 2048 OSCDCLK cycles instead of a 4096 OSCDCLK cycle delay. 1 = Stop mode recovery after 2048 OSCDCLK cycles 0 = Stop mode recovery after 4096 OSCDCLK cycles NOTE: Exiting stop mode by pulling reset will result in the long stop recovery. If using an external crystal oscillator, do not set the SSREC bit. COPRS — COP Rate Select Bit COPRS selects the COP timeout period. Reset clears COPRS. (See Section 17. Computer Operating Properly (COP).) 1 = COP timeout period is 213 – 24 OSCDCLK cycles 0 = COP timeout period is 218 – 24 OSCDCLK cycles STOP — STOP Instruction Enable Bit STOP enables the STOP instruction. 1 = STOP instruction enabled 0 = STOP instruction treated as illegal opcode COPD — COP Disable Bit COPD disables the COP module. (See Section 17. Computer Operating Properly (COP).) 1 = COP module disabled 0 = COP module enabled |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
