전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LSM303DLHTR 데이터시트(PDF) 43 Page - STMicroelectronics

부품명 LSM303DLHTR
상세설명  Sensor module: 3-axis accelerometer and 3-axis magnetometer
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM303DLHTR 데이터시트(HTML) 43 Page - STMicroelectronics

Back Button LSM303DLHTR Datasheet HTML 39Page - STMicroelectronics LSM303DLHTR Datasheet HTML 40Page - STMicroelectronics LSM303DLHTR Datasheet HTML 41Page - STMicroelectronics LSM303DLHTR Datasheet HTML 42Page - STMicroelectronics LSM303DLHTR Datasheet HTML 43Page - STMicroelectronics LSM303DLHTR Datasheet HTML 44Page - STMicroelectronics LSM303DLHTR Datasheet HTML 45Page - STMicroelectronics LSM303DLHTR Datasheet HTML 46Page - STMicroelectronics LSM303DLHTR Datasheet HTML 47Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 43 / 47 page
background image
LSM303DLH
Registers description
Doc ID 16941 Rev 1
43/47
impacts DRDY and RDY, which cannot be cleared until new data is placed in all the output
registers.
Status register
The status register (SR) is an 8-bit read-only register. This register is used to indicate device
status. SR0 through SR7 indicate bit locations, with
SR denoting the bits that are in the
status register. SR7 denotes the first bit of the data stream.
9.2.8
IR_REG_M (0Ah/0Bh/0Ch)
The identification registers (IR) are used to identify the device. IR0 through IR7 indicate bit
locations, with IRA/IRB/IRC denoting the bits that are in the identification registers A, B & C.
IRA7/IRB7/IRC7 denotes the first bit of the data stream.
The identification value for this device is stored in this register. This is a read-only register.
Register values. ASCII value
H
Table 72.
SR register
0
000
0
REN
LOC
RDY
Table 73.
Status register bit designations
MD1
MD0
Mode
SR7 to SR3
0
These bits must be cleared for correct operation
SR2
REN
Regulator enabled bit. This bit is set when the internal voltage regulator is
enabled. This bit is cleared when the internal regulator is disabled.
SR1
LOCK
Data output register lock. This bit is set when some, but not all, of the six
data output registers have been read. When this bit is set, the six data
output registers are locked and any new data is not placed in these
registers until one of four conditions are met: one, all six have been read or
the mode changed, two, a POR is issued, three, the mode is changed, or
four, the measurement is changed.
SR0
RDY
Ready bit. Set when data is written to all six data registers. Cleared when
the device initiates a write to the data output registers, when in off mode,
and after one or more of the data output registers are written to. When RDY
bit is clear, it shall remain cleared for a minimum of 5 µs. The DRDY pin can
be used as an alternative to the status register for monitoring the device for
conversion data.
Table 74.
IRA_REG_M
0
100
10
00
Table 75.
IRB_REG_M
0
011
01
00
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com