전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD1671AP 데이터시트(PDF) 3 Page - Analog Devices

부품명 AD1671AP
상세설명  Complete 12-Bit 1.25 MSPS Monolithic A/D Converter
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD1671AP 데이터시트(HTML) 3 Page - Analog Devices

  AD1671AP Datasheet HTML 1Page - Analog Devices AD1671AP Datasheet HTML 2Page - Analog Devices AD1671AP Datasheet HTML 3Page - Analog Devices AD1671AP Datasheet HTML 4Page - Analog Devices AD1671AP Datasheet HTML 5Page - Analog Devices AD1671AP Datasheet HTML 6Page - Analog Devices AD1671AP Datasheet HTML 7Page - Analog Devices AD1671AP Datasheet HTML 8Page - Analog Devices AD1671AP Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
AD1671
(TMIN to TMAX with VCC = +5 V
5%, VLOGIC = +5 V
10%, VEE = –5 V
5%, fSAMPLE = 1 MSPS,
flNPUT = 1OO kHz, unless otherwise noted)
1
AC SPECIFICATIONS
AD1671J/A/S
AD1671K
Parameter
Min
Typ
Max
Min
Typ
Max
Units
SIGNAL-TO-NOISE PLUS DISTORTION RATIO
(S/N + D)
–0.5 dB Input
68
70
68
71
dB
–20 dB Input
50
51
dB
EFFECTIVE NUMBER OF BITS (ENOB)
11.2
11.2
Bits
TOTAL HARMONIC DISTORTION (THD)
–80
–75
–83
–75
dB
PEAK SPURIOUS OR PEAK HARMONIC COMPONENT
–80
–77
–81
–77
dB
SMALL SIGNAL BANDWIDTH
12
12
MHz
FULL POWER BANDWIDTH
2
2
MHz
INTERMODULATION DISTORTION (IMD)
2
2nd Order Products
–80
–75
–80
–75
dB
3rd Order Products
–85
–75
–85
–75
dB
NOTES
1f
IN amplitude = –0.5 dB (9.44 V p-p) bipolar mode full scale unless otherwise indicated. All measurements referred to a 0 dB ( ± 5 V) input signal, unless otherwise
indicated.
2f
A = 99 kHz, fB = 100 kHz with fSAMPLE = 1 MSPS.
Specifications subject to change without notice.
SWITCHING SPECIFICATIONS
Parameters
Symbol
Min
Typ
Max
Units
Conversion Time
tC
800
ns
Sample Rate
FS
1.25
MSPS
ENCODE Pulse Width High (Figure 1a)
tENC
20
50
ns
ENCODE Pulse Width Low (Figure 1b)
tENCL
20
ns
DAV Pulse Width
tDAV
150
300
ns
ENCODE Falling Edge Delay
tF
0ns
Start New Conversion Delay
tR
0ns
Data and OTR Delay from DAV Falling Edge
tDD
1
20
75
ns
Data and OTR Valid before DAV Rising Edge
tSS
2
20
75
ns
NOTES
1t
DD is measured from when the falling edge of DAV crosses 0.8 V to when the output crosses 0.4 V or 2.4 V with a 25 pF load capacitor on each output pin.
2t
SS is measured from when the outputs cross 0.4 V or 2.4 V to when the rising edge of DAV crosses 2.4 V with a 25 pF load capacitor on each output pin.
Specifications subject to change without notice.
(For all grades TMIN to TMAX with VCC = +5 V
5%, VLO61C = +5 V
10%,
VEE = –5 V
5%; VIL = 0.8 V, VIH = 2.0 V, VOL = 0.4 V and VOH = 2.4 V)
ENCODE
DAV
DATA 0 (PREVIOUS)
DATA 1
C
t
DAV
t
DD
t
SS
t
t
F
t
R
t
ENCL
BIT 1–12
MSB, OTR
Figure 1b. Encode Pulse LOW
ENCODE
DAV
DATA 0 (PREVIOUS)
DATA 1
ENC
t
C
t
DAV
t
DD
t
SS
t
R
t
BIT 1–12
MSB, OTR
Figure 1a. Encode Pulse HIGH
REV. B
–3–



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com