| 전자부품 데이터시트 검색엔진 |
|
MRF49XA-I/T 데이터시트(PDF) 37 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MRF49XA-I/T 데이터시트(HTML) 37 Page - Microchip Technology |
|
37 / 102 page ![]() © 2009-2011 Microchip Technology Inc. Preliminary DS70590C-page 37 MRF49XA bit 0 CLKOEN: Clock Output Enable bit On-chip Reset or power-up clock output is enabled so that a processor can execute any special setup sequences as required by the designer(2). 1 = Disables the clock output 0 = Enables the clock output(4) REGISTER 2-13: PMCREG: POWER MANAGEMENT CONFIGURATION REGISTER (POR: 0x8208) (CONTINUED) Note 1: This bit can be disabled to reduce current consumption. 2: See BCSREG (Register 2-16) for programming details. 3: See WTSREG (Register 2-14) for details on programming the wake-up timer value. 4: If the CLKOEN bit is cleared by enabling the clock output, the oscillator continues to run even if the OSCEN bit is cleared. The device will not fully enter into the Sleep mode. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |