MRF49XA-ISLASHT datasheet(93/102 Pages) MICROCHIP

93 / 102 page

Preliminary

DS70590C-page 93

MRF49XA

APPENDIX A: READ SEQUENCE

AND PACKET

STRUCTURES

Figure 1 shows the STSREG read sequence with FIFO

read as an example.

FIGURE A-1:

STSREG READ SEQUENCE

Note: 1. Applicable when the RXCEN bit is set using the PMCREG.

2. Applicable when the RXCEN bit is cleared using the PMCREG.

3. These bits are internally latched and the other bits are only multiplexed out.

SCK

POR

TXRXFIFO

CLKRL

TXOWR

XOF

WUTI

LCE

XINT

LBTD

FIFO

ATRS

DQDO

OFFSV

AFCCT

(Latched)

OFFSB

<3>

OFFSB

<2>

OFFSB

<1>

OFFSB

<0>

FO+1

FO+2

(Latched) (Latched) (Latched) (Latched)

(Sign)

Command

FIFO Out

Status Bits Out

Interrupt Bits Out

SDI

SDO

(1)(2)(3)

(1,2,3)

TABLE A-1:

RECOMMENDED FIFO PACKET STRUCTURES

Length

Preamble

Synchronous Word/Network ID Payload

CRC

Minimum Length

4-8 bits (0x0A or 0x05)

0xD4 (programmable)

—

4-bit-1 byte

Recommended Length 8-12 bits (e.g., 0xAA or 0x55)

0x2DD4 (D4 is programmable)

—

2 bytes

MRF49XA-I/T 데이터시트(PDF) 93 Page - Microchip Technology

MRF49XA-I/T 데이터시트(HTML) 93 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL