FLEX10KA datasheet(59/128 Pages) ALTERA

59 / 128 page

Altera Corporation

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Figure 28. Synchronous Bidirectional Pin External Timing Model

Tables 32 through 36 describe the FLEX 10K device internal timing

parameters. These internal timing parameters are expressed as worst-case

values. Using hand calculations, these parameters can be used to estimate

design performance. However, before committing designs to silicon,

actual worst-case performance should be modeled using timing

simulation and analysis. Tables 37 through 38 describe FLEX 10K external

timing parameters.

PRN

CLRN

PRN

CLRN

PRN

CLRN

Dedicated

Clock

Bidirectional

Output Register

tINSUBIDIR

tOUTCOBIDIR

tXZBIDIR

tZXBIDIR

tINHBIDIR

OE Register

Input Register

Table 32. LE Timing Microparameters (Part 1 of 2)

Note (1)

Symbol

Parameter

Conditions

tLUT

LUT delay for data-in

tCLUT

LUT delay for carry-in

tRLUT

LUT delay for LE register feedback

tPACKED

Data-in to packed register delay

tEN

LE register enable delay

tCICO

Carry-in to carry-out delay

tCGEN

Data-in to carry-out delay

tCGENR

LE register feedback to carry-out delay

tCASC

Cascade-in to cascade-out delay

LE register control signal delay

tCO

LE register clock-to-output delay

tCOMB

Combinatorial delay

FLEX10KA 데이터시트(PDF) 59 Page - Altera Corporation

FLEX10KA 데이터시트(HTML) 59 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL