FLEX10KA datasheet(13/128 Pages) ALTERA

13 / 128 page

Altera Corporation

FLEX 10K Embedded Programmable Logic Device Family Data Sheet

Logic Array Block

Each LAB consists of eight LEs, their associated carry and cascade chains,

LAB control signals, and the LAB local interconnect. The LAB provides

the coarse-grained structure to the FLEX 10K architecture, facilitating

efficient routing with optimum device utilization and high performance.

See Figure 5.

Figure 5. FLEX 10K LAB

Notes:

(1)

EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have

22 inputs to the LAB local interconnect channel from the row; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V,

and EPF10K250A devices have 26.

(2)

EPF10K10, EPF10K10A, EPF10K20, EPF10K30, EPF10K30A, EPF10K40, EPF10K50, and EPF10K50V devices have

30 LAB local interconnect channels; EPF10K70, EPF10K100, EPF10K100A, EPF10K130V, and EPF10K250A devices

have 34 LABs.

Carry-In &

Cascade-In

LE1

LE8

LE2

LE3

LE4

LE5

LE6

LE7

Column

Interconnect

Row Interconnect

(1)

LAB Local

Interconnect (2)

Column-to-Row

Interconnect

Carry-Out &

Cascade-Out

LAB Control

Signals

See Figure 11

for details.

Dedicated Inputs &

Global Signals

FLEX10KA 데이터시트(PDF) 13 Page - Altera Corporation

FLEX10KA 데이터시트(HTML) 13 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL