EP3CLS200 datasheet(39/274 Pages) ALTERA

39 / 274 page

Chapter 3: Memory Blocks in the Cyclone III Device Family

3–5

Overview

December 2011

Altera Corporation

Cyclone III Device Handbook

Volume 1

When a byteena bit is deasserted during a write cycle, the old data in the memory

appears in the corresponding data-byte output. When a byteena bit is asserted during

a write cycle, the corresponding data-byte output depends on the setting chosen in

the Quartus® II software. The setting can either be the newly written data or the old

data at that location.

Packed Mode Support

Cyclone III device family M9K memory blocks support packed mode. You can

implement two single-port memory blocks in a single block under the following

conditions:

■

Each of the two independent block sizes is less than or equal to half of the M9K

block size. The maximum data width for each independent block is 18 bits wide.

■

Each of the single-port memory blocks is configured in single-clock mode. For

more information about packed mode support, refer to “Single-Port Mode” on

page 3–8 and “Single-Clock Mode” on page 3–15.

Address Clock Enable Support

Cyclone III device family M9K memory blocks support an active-low address clock

enable, which holds the previous address value for as long as the addressstall signal

is high (addressstall = '1'). When you configure M9K memory blocks in dual-port

mode, each port has its own independent address clock enable.

Figure 3–3 shows an address clock enable block diagram. The address register output

feeds back to its input using a multiplexer. The multiplexer output is selected by the

address clock enable (addressstall) signal.

Note to Figure 3–2:

(1) For this functional waveform, New Data mode is selected.

Figure 3–2. Cyclone III Device Family byteena Functional Waveform (1)

Figure 3–3. Cyclone III Device Family Address Clock Enable Block Diagram

address[0]

address[N]

addressstall

clock

address[0]

address[N]

address[0]

EP3CLS200 데이터시트(PDF) 39 Page - Altera Corporation

EP3CLS200 데이터시트(HTML) 39 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL