MPC8349ECVVAJDB datasheet(9/87 Pages) FREESCALE

9 / 87 page

MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13

Freescale Semiconductor

Electrical Characteristics

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8349EA for the

3.3-V signals, respectively.

Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling

2.1.3

Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are

preliminary estimates.

2.2

Power Sequencing

This section details the power sequencing considerations for the MPC8349EA.

2.2.1

Power-Up Sequencing

MPC8349EA does not require the core supply voltage (VDD and AVDD) and I/O supply voltages (GVDD,

LVDD, and OVDD) to be applied in any particular order. During the power ramp up, before the power

Table 3. Output Drive Capability

Driver Type

Output Impedance

(

Ω)

Supply

Voltage

Local bus interface utilities signals

OVDD = 3.3 V

PCI signals (not including PCI output clocks)

PCI output clocks (including PCI_SYNC_OUT)

DDR signal

GVDD = 2.5 V

DDR2 signal

36 (half-strength mode)

GVDD = 1.8 V

TSEC/10/100 signals

LVDD = 2.5/3.3 V

DUART, system control, I2C, JTAG, USB

OVDD = 3.3 V

GPIO signals

OVDD = 3.3 V,

LVDD = 2.5/3.3 V

Undervoltage

Waveform

Overvoltage

Waveform

11 ns

(Min)

+7.1 V

7.1 V p-to-p

(Min)

4 ns

(Max)

–3.5 V

7.1 V p-to-p

(Min)

62.5 ns

+3.6 V

0 V

4 ns

(Max)

MPC8349ECVVAJDB 데이터시트(PDF) 9 Page - Freescale Semiconductor, Inc

MPC8349ECVVAJDB 데이터시트(HTML) 9 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

데이터시트 다운로드

링크 URL