전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIC18F1220E/SSSQTP 데이터시트(PDF) 149 Page - Microchip Technology

부품명 PIC18F1220E/SSSQTP
상세설명  18/20/28-Pin High-Performance, Enhanced Flash Microcontrollers
PDF  308 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F1220E/SSSQTP 데이터시트(HTML) 149 Page - Microchip Technology

Back Button PIC18F1220E/SSSQTP Datasheet HTML 145Page - Microchip Technology PIC18F1220E/SSSQTP Datasheet HTML 146Page - Microchip Technology PIC18F1220E/SSSQTP Datasheet HTML 147Page - Microchip Technology PIC18F1220E/SSSQTP Datasheet HTML 148Page - Microchip Technology PIC18F1220E/SSSQTP Datasheet HTML 149Page - Microchip Technology PIC18F1220E/SSSQTP Datasheet HTML 150Page - Microchip Technology PIC18F1220E/SSSQTP Datasheet HTML 151Page - Microchip Technology PIC18F1220E/SSSQTP Datasheet HTML 152Page - Microchip Technology PIC18F1220E/SSSQTP Datasheet HTML 153Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 308 page
background image
© 2007 Microchip Technology Inc.
DS39605F-page 147
PIC18F1220/1320
16.3.6.2
Receiving a Break Sync
To receive a Break Sync:
1.
Configure
the
EUSART
for
asynchronous
transmit and receive. TXEN should remain
clear. SPBRGH:SPBRG may be left as is.
2.
Enable auto-wake-up. Set WUE.
3.
Enable RXIF interrupts. Set RCIE, PEIE, GIE.
4.
The controller may be placed in any power
managed mode.
5.
An RCIF will be generated at the beginning of
the Break signal. When the interrupt is received,
read RCREG to clear RCIF and discard. Allow
the controller to return to PRI_RUN mode.
6.
Wait for the RX line to go high at the end of the
Break signal. Wait for any of the following: WUE
to clear automatically (poll), RB4/RX to go high
(poll) or for RBIF to be set (poll or interrupt). If
RBIF is used, check to be sure that RB4/RX is
high before continuing.
7.
Enable Auto-Baud Rate Detect. Set ABDEN.
8.
Return from the interrupt. Allow the primary
clock to start and stabilize (PRI_RUN or
PRI_IDLE).
9.
When the next RCIF interrupt occurs, the
received baud rate has been measured. Read
RCREG to clear RCIF and discard. Check
SPBRGH:SPBRG
for
a
valid
value.
The
EUSART is ready for normal communications.
Return from the interrupt. Allow the primary
clock to run (PRI_RUN or PRI_IDLE).
10. Process subsequent RCIF interrupts normally
as in asynchronous reception. TXEN should
now be set if transmissions are needed. TXIF
and TXIE may be set if transmit interrupts are
desired. Remain in PRI_RUN or PRI_IDLE until
communications are complete. Clear TXEN and
return to step 2.
FIGURE 16-9:
SEND BREAK CHARACTER SEQUENCE
Write to TXREG
BRG Output
(Shift Clock)
Start Bit
Bit 0
Bit 1
Bit 11
Stop Bit
Break
TXIF bit
TX (pin)
TRMT bit
SENDB
Dummy Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com