 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AD9920ABBCZ 데이터시트(PDF) 74 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9920ABBCZ 데이터시트(HTML) 74 Page - Analog Devices |
|
|
74 / 112 page  AD9920A Rev. B | Page 74 of 112 VD HD SUSPEND SYNC 73 5 NOTES 1. THE SYNC RISING EDGE RESETS VD/HD AND COUNTERS TO 0. 2. SYNC POLARITY IS PROGRAMMABLE USING SYNCPOL REGISTER (ADDR 0x13). 3. DURING SYNC LOW, ALL INTERNAL COUNTERS ARE RESET AND VD/HD CAN BE SUSPENDED USING THE SYNCSUSPEND REGISTER (ADDR 0x13). 4. THE SYNC RISING EDGE CAUSES THE INTERNAL FIELD DESIGNATOR TO INCREMENT. 5. IF SYNCSUSPEND = 1, VERTICAL CLOCKS, H1 TO H4, AND RG ARE HELD AT THE SAME POLARITY SPECIFIED BY OUT_CONTROL = LOW. 6. IF SYNCSUSPEND = 0, ALL CLOCK OUTPUTS CONTINUE TO OPERATE NORMALLY UNTIL THE SYNC RESET EDGE. FIELD DESIGNATOR H1 TO H4, RG, XV1 TO XV24, VSG, SUBCK Figure 94. Normal SYNC (Default Mode 1) 5 1 2 3 4 1FALLING EDGE RESYNCS THE CIRCUIT TO THE LINE/PIXEL NUMBER 0. VD AND HD INTERNALLY RESYNC. 2RISING EDGE RESETS COUNTERS. 3VD IS DISABLED DURING SYNC. THE REGISTER IS PROGRAMMABLE. 4SCP, HBLK, AND CLPOB ARE HELD AT SEQ0 VALUE. 5XV1 TO XV24 SIGNALS ARE HELD AT THE V-OUTPUT START POLARITY. SYNC VD VDLEN HD SCP XV1 TO XV24 Figure 95. Enhanced SYNC Mode 2 with Vertical Signals Held at VTP Start Value |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
