| 전자부품 데이터시트 검색엔진 |
|
MPC8306S 데이터시트(PDF) 32 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8306S 데이터시트(HTML) 32 Page - Freescale Semiconductor, Inc |
|
32 / 70 page ![]() MPC8306S PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 1 32 Freescale Semiconductor USB The following figures provide the AC test load and signals for the USB, respectively. Figure 23. USB AC Test Load Figure 24. USB Signals USB clock to output valid—USBDR_STP tUSKHOV —7.5 ns — Output hold from USB clock—all outputs tUSKHOX 2— ns — Note : 1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tUSIXKH symbolizes USB timing (USB) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also, tUSKHOX symbolizes us timing (USB) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time. Table 31. USB General Timing Parameters (continued) Parameter Symbol1 Min Max Unit Note Output Z0 = 50 OVDD/2 RL = 50 Output Signals tUSKHOV USBDR_CLK Input Signals tUSIXKH tUSIVKH tUSKHOX |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |