MPC8548ECPXATHC datasheet(86/151 Pages) FREESCALE

86 / 151 page

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Freescale Semiconductor

Serial RapidIO

transmitter that implements pre-emphasis (to equalize the link and reduce inter-symbol interference) need

only comply with the transmitter output compliance mask when pre-emphasis is disabled or minimized.

Figure 52. Transmitter Output Compliance Mask

18.7

Receiver Specifications

LP-serial receiver electrical and timing specifications are stated in the text and tables of this section.

Receiver input impedance shall result in a differential return loss better that 10 dB and a common mode

return loss better than 6 dB from 100 MHz to (0.8)

(baud frequency). This includes contributions from

on-chip circuitry, the chip package, and any off-chip components related to the receiver. AC coupling

Table 65. Transmitter Differential Output Eye Diagram Parameters

Transmitter Type

VDIFFmin (mV)

VDIFFmax (mV)

A (UI)

B (UI)

1.25 GBaud short range

250

500

0.175

0.39

1.25 GBaud long range

400

800

0.175

0.39

2.5 GBaud short range

250

500

0.175

0.39

2.5 GBaud long range

400

800

0.175

0.39

3.125 GBaud short range

250

500

0.175

0.39

3.125 GBaud long range

400

800

0.175

0.39

VDIFF min

VDIFF max

–VDIFF min

–VDIFF max

1-B

Time in UI

A1-A

MPC8548ECPXATHC 데이터시트(PDF) 86 Page - Freescale Semiconductor, Inc

MPC8548ECPXATHC 데이터시트(HTML) 86 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL