전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

APW7063 데이터시트(PDF) 14 Page - Anpec Electronics Coropration

부품명 APW7063
상세설명  Synchronous Buck PWM and Linear Controller
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ANPEC [Anpec Electronics Coropration]
홈페이지  http://www.anpec.com.tw
Logo ANPEC - Anpec Electronics Coropration

APW7063 데이터시트(HTML) 14 Page - Anpec Electronics Coropration

Back Button APW7063 Datasheet HTML 10Page - Anpec Electronics Coropration APW7063 Datasheet HTML 11Page - Anpec Electronics Coropration APW7063 Datasheet HTML 12Page - Anpec Electronics Coropration APW7063 Datasheet HTML 13Page - Anpec Electronics Coropration APW7063 Datasheet HTML 14Page - Anpec Electronics Coropration APW7063 Datasheet HTML 15Page - Anpec Electronics Coropration APW7063 Datasheet HTML 16Page - Anpec Electronics Coropration APW7063 Datasheet HTML 17Page - Anpec Electronics Coropration APW7063 Datasheet HTML 18Page - Anpec Electronics Coropration Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 22 page
background image
Copyright
© ANPEC Electronics Corp.
Rev. A.10 - Aug., 2009
APW7063
www.anpec.com.tw
14
Application Information
Component Selection Guidelines
Output Capacitor Selection
The selection of C
OUT is determined by the required effec-
tive series resistance (ESR) and voltage rating rather than
the actual capacitance requirement. Therefore, selecting
high performance low ESR capacitors is intended for
switching regulator applications. In some applications,
multiple capacitors have to be paralled to achieve the
desired ESR value. If tantalum capacitors are used, make
sure they are surge tested by the manufactures. If in doubt,
consult the capacitors manufacturer.
Input Capacitor Selection
The input capacitor is chosen based on the voltage rating
and the RMS current rating. For reliable operation, select
the capacitor voltage rating to be at least 1.3 times higher
than the maximum input voltage. The maximum RMS
current rating requirement is approximately I
OUT/2 where
I
OUT is the load current. During power up, the input capaci-
tors have to handle large amount of surge current. If tanta-
lum capacitors are used, make sure they are surge tested
by the manufactures. If in doubt, consult the capacitors
manufacturer.
For high frequency decoupling, a ceramic capacitor be-
tween 0.1
µF to 1µF can connect between V
CC and ground
pin.
Inductor Selection
The inductance of the inductor is determined by the out-
put voltage requirement. The larger the inductance, the
lower the inductor’s current ripple. This will translate into
lower output ripple voltage. The ripple current and ripple
voltage can be approximated by:
V
IN - VOUT
Fs x L
V
OUT
V
IN
x
I
RIPPLE =
where Fs is the switching frequency of the regulator.
∆V
OUT = IRIPPLE x ESR
A tradeoff exists between the inductor’s ripple current and
the regulator load transient response time. A smaller in-
ductor will give the regulator a faster load transient re-
sponse at the expense of higher ripple current and vice
versa. The maximum ripple current occurs at the maxi-
mum input voltage. A good starting point is to choose the
ripple current to be approximately 30% of the maximum
output current.
Once the inductance value has been chosen, selecting
an inductor is capable of carrying the required peak cur-
rent without going into saturation. In some types of
inductors, especially core that is make of ferrite, the ripple
current will increase abruptly when it saturates. This will
result in a larger output ripple voltage.
Compensation
The output LC filter of a step down converter introduces a
double pole, which contributes with –40dB/decade gain
slope and 180 degrees phase shift in the control loop. A
compensation network between COMP pin and ground
should be added. The simplest loop compensation net-
work is shown in Figure 5.
The output LC filter consists of the output inductor and
output capacitors. The transfer function of the LC filter is
given by:
GAINLC
=
1
C
ESR
s
C
L
s
C
ESR
s
1
OUT
OUT
2
OUT
+
×
×
+
×
×
×
×
+
The poles and zero of this transfer function are:
FLC
=
OUT
C
L
×
×
π
×
2
1
FESR
=
OUT
C
ESR
×
×
π
×
2
1
The FLC is the double poles of the LC filter, and FESR is
the zero introduced by the ESR of the output capacitor.
L
COUT
ESR
Output
PHASE
Figure 2. The Output LC Filter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com