전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

8902A 데이터시트(PDF) 7 Page - Allegro MicroSystems

부품명 8902A
상세설명  3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALLEGRO [Allegro MicroSystems]
홈페이지  http://www.allegromicro.com
Logo ALLEGRO - Allegro MicroSystems

8902A 데이터시트(HTML) 7 Page - Allegro MicroSystems

Back Button 8902A Datasheet HTML 3Page - Allegro MicroSystems 8902A Datasheet HTML 4Page - Allegro MicroSystems 8902A Datasheet HTML 5Page - Allegro MicroSystems 8902A Datasheet HTML 6Page - Allegro MicroSystems 8902A Datasheet HTML 7Page - Allegro MicroSystems 8902A Datasheet HTML 8Page - Allegro MicroSystems 8902A Datasheet HTML 9Page - Allegro MicroSystems 8902A Datasheet HTML 10Page - Allegro MicroSystems 8902A Datasheet HTML 11Page - Allegro MicroSystems Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 12 page
background image
8902–A
3-PHASE BRUSHLESS DC
MOTOR CONTROLLER/DRIVER
Blanking and Watchdog Timing Functions. The blanking and
watchdog timing functions are derived from one timing capacitor, CWD.
where
t
BLANK =
and
tWD =
The CWD capacitor begins charging at each commutation, initiating
the BLANK signal. BLANK is an internal signal that inhibits the back-
EMF comparators during the commutation transients, preventing errors
due to inductive recovery and voltage settling transients.
The watchdog timing function allows time to detect correct motor
position by checking the back-EMF polarity after each commutation. If
the correct polarity is not observed between t
BLANK and t
WD, then the
watchdog timer commutates the outputs to the next state to synchro-
nize the motor. This function is useful in preventing excessive reverse
rotation, and helps in resynchronizing (or starting) with a moving
spindle.
Adaptive Commutation Delay. The
adaptive commutation delay circuit uses the
back-EMF zero-crossing indicator signal
(FCOM) to determine an optimal commuta-
tion time for efficient synchronous operation.
This circuit commutates the outputs, delayed
from the last zero crossing, using two
external timing capacitors, CD1 and CD2,
to measure the time between crossings.
where
tCD = tFCOM x
CD1 charges up with a fixed current from
its 2.5 V reference while FCOM is high.
When FCOM goes low at the next zero
crossing, CD1 is discharged at approximately
twice the charging current. When CD1
reaches the CD threshold, a commutation
occurs. CD2 operates similarly except on the
opposite phase of FCOM . Thus the com-
mutations occur approximately halfway
between zero crossings. The actual delay is
slightly less than halfway to compensate for
electrical delays in the motor, which im-
proves efficiency.
Dwg. WP-016-2
FCOM
t FCOM
tCD1
VCWD
V
CD1
VCD2
t CD2
VTL x CWD
ICWD
VTH x CWD
ICWD
WATCHDOG-TRIGGERED
COMMUTATION
t BLANK
Dwg. WP-022
BLANK
CWD
V
V
TL
NORMAL COMMUTATION
t BLANK
t WD
V
TL
VTH
Dwg. WP-021
BLANK
CWD
V
ICD(charge)
ICD(discharge)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com