AX2000 datasheet(66/262 Pages) MICROSEMI

66 / 262 page

Detailed Specifications

2- 52

R e v i sio n 1 8

LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires

that one data bit is carried through two signal lines. Like LVDS, two pins are needed. It also requires

external resistor termination. The voltage swing between these two signal lines is approximately 850 mV.

The LVPECL circuit is similar to the LVDS scheme. It requires four external resistors, three for the driver

and one for the receiver. The values for the three driver resistors are different from that of LVDS since the

output voltage levels are different. Please note that the VOH levels are 200 mV below the standard

LVPECL levels.

Figure 2-26 • LVPECL Board-Level Implementation

187

100

ZO = 50

100

–

INBUF_LVPECL

OUTBUF_LVPECL

FPGA

Table 2-59 • DC Input and Output Levels

DC Parameter

Min.

Typ.

Max.

Units

Min.

Max.

Min.

Max.

Min.

Max.

VCCI

3.3

3.6

VOH

1.8

2.11

1.92

2.28

2.13

2.41

VOL

0.96

1.27

1.06

1.43

1.3

1.57

VIH

1.49

2.72

1.49

2.72

1.49

2.72

VIL

0.86

2.125

0.86

2.125

0.86

2.125

Differential Input

Voltage

0.3

Table 2-60 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)

Input High (V)

Measuring Point* (V)

1.6 – 0.3

1.6 + 0.3

1.6

Note:

* Measuring Point = VTRIP

AX2000 데이터시트(PDF) 66 Page - Microsemi Corporation

AX2000 데이터시트(HTML) 66 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL